NXP Semiconductors FS32K146HAT0MLQR
- Part No.:
- FS32K146HAT0MLQR
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 144-LQFP
- Datasheet:
-
FS32K146HAT0MLQR.pdf
- Description:
- IC MCU 32BIT 1MB FLASH 144LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:2,602
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
FS32K146HAT0MLQR from NXP Semiconductors is an automotive-grade 32-bit Arm Cortex-M4F microcontroller with 2 MB flash, 256 KB SRAM (both with ECC), 112 MHz HSRUN/80 MHz RUN operation, and integrated CSEc security engine. It supports CAN-FD, FlexCAN, LPUART/LIN, LPSPI, LPI2C, FlexIO, and dual 12-bit ADCs - deployed in body control modules, battery management systems, and chassis domain controllers.
For engineers reviewing the FS32K146HAT0MLQR datasheet, FS32K146HAT0MLQR pinout, FS32K146HAT0MLQR application, or FS32K146HAT0MLQR equivalent, this page delivers verified technical context, package-specific pin mapping, real-world use-value analysis, and two confirmed alternative parts for functional migration paths in ASIL-B automotive designs.
Technical Context
The FS32K146HAT0MLQR implements a dual-core capable architecture with Arm Cortex-M4F core (112 MHz HSRUN, 80 MHz RUN) and optional M0+ co-processor support via software configuration. Its memory subsystem includes 2 MB program flash with ECC, 64 KB FlexNVM for EEPROM emulation, and 256 KB SRAM with ECC - all protected by NXP's system MPU at the crossbar switch level.
Power management integrates five low-power modes (HSRUN, RUN, STOP, VLPR, VLPS), with mandatory mode switching (to RUN at 80 MHz) required for CSEc cryptographic operations or FlexNVM write/erase. Clocking combines SOSC (4–40 MHz), FIRC (48 MHz), SIRC (8 MHz), LPO (128 kHz), and SPLL (up to 112 MHz), enabling precise timing control across safety-critical domains.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Voltage Range | 2.7 V to 5.5 V - supports direct connection to automotive 12 V battery rails with minimal external regulation |
| Operating Temperature | −40 °C to +125 °C - qualified for under-hood automotive applications per M-grade specification |
| CPU Core | Arm Cortex-M4F with FPU and DSP extensions - enables real-time motor control and sensor fusion algorithms |
| Flash Memory | 2 MB with ECC - provides robust code storage and error detection/correction for ISO 26262 ASIL-B compliance |
| SRAM | 256 KB with ECC - ensures data integrity in safety-critical runtime variables and stack operations |
| Cryptographic Engine | CSEc (Secure Hardware Extension) - hardware-accelerated AES, SHA, RNG, and key management for secure boot and OTA updates |
| ADC | Two 12-bit SAR ADCs, up to 32 channels total - supports simultaneous sampling of battery cell voltages and temperature sensors |
| Communication | Three FlexCAN modules (CAN-FD capable), three LPUART/LIN, three LPSPI, two LPI2C - meets multi-bus vehicle network requirements |
Pinout & Package
FS32K146HAT0MLQR is packaged in a 100-pin LQFP (14 × 14 mm, 0.5 mm pitch), pin-compatible with other S32K14x devices in the same package variant. This package supports full peripheral access including all FlexCAN, ADC, and GPIO resources specified for the K146 variant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA, VREFH | Power and analog reference supply | Must be decoupled individually; VDD/VDDA differential ≤ ±0.1 V ensures ADC accuracy and flash reliability |
| RESET_B | Active-low reset input | Accepts external watchdog or power-on reset signals; internal pull-up enabled by default |
| SWD_CLK, SWD_DIO | Serial Wire Debug interface | Enables non-intrusive debugging, flash programming, and real-time trace without JTAG pins |
| CAN0_TX, CAN0_RX | FlexCAN Channel 0 differential I/O | Direct connection to external CAN transceiver; supports bit rates up to 5 Mbps (CAN-FD) |
| ADC0_SE0–ADC0_SE31 | Analog input channels (Bank 0) | Supports multiplexed sampling across 32 pins; internal 1 Msps conversion rate per module |
| GPIO_00–GPIO_79 | General-purpose I/O with interrupt capability | 156 total GPIOs available; 100-pin LQFP exposes 80 GPIOs with configurable pull-up/down and slew rate |
Key Features
| Feature | Design Value |
|---|---|
| ASIL-B Ready Architecture | System MPU, ECC on flash/SRAM, CRC module, and dual-watchdog (WDOG + EWM) enable ISO 26262-compliant fault containment |
| Flexible Power Modes | Five distinct low-power states (including VLPR/VLPS) with sub-μA stop-current and fast wake-up (< 5 μs from VLPS) |
| FlexIO Peripheral | Configurable logic block supporting UART, SPI, I2C, PWM, or custom protocols - eliminates need for external glue logic |
| QuadSPI with HyperBus™ | Enables direct XIP execution from external NOR flash or PSRAM, reducing BOM cost and PCB footprint |
| Real-Time Safety Monitoring | LPIT, PDB, and RTC provide independent timing sources for watchdog supervision and time-triggered task scheduling |
| Secure Boot & Key Management | CSEc enforces authenticated boot, encrypted firmware updates, and hardware-secured key storage - no software-only fallback |
Applications
| Body Control Module (BCM) | Electric Power Steering (EPS) |
|---|---|
Use Scenario: Centralized control of lighting, door locks, window lifts, and seat position memory in modern vehicles. IC Role / Device Role / Timing Role: Primary MCU executing ASIL-B safety routines, managing LIN/CAN communication with slave nodes, and processing analog sensor inputs. Use Value: 156 GPIOs and three LIN-capable LPUARTs allow consolidation of multiple legacy MCUs; CSEc secures over-the-air configuration updates. |
Use Scenario: Real-time torque assist calculation, motor phase control, and fault diagnostics in steer-by-wire systems. IC Role / Device Role / Timing Role: High-performance controller running FOC algorithms at 112 MHz HSRUN mode with deterministic ADC sampling and PWM generation. Use Value: Dual 12-bit ADCs sample current/voltage simultaneously; FlexTimers deliver <100 ns PWM dead-time control for IGBT gate drivers. |
| Battery Management System (BMS) | Chassis Domain Controller |
Use Scenario: Monitoring cell voltage, temperature, and insulation resistance in 48 V mild-hybrid and EV traction battery packs. IC Role / Device Role / Timing Role: Safety-critical data acquisition node interfacing with analog front-end ICs via SPI and ADC, with secure telemetry reporting over CAN-FD. Use Value: ECC-protected 2 MB flash stores redundancy-critical BMS firmware; CSEc signs sensor data before transmission to prevent spoofing. |
Use Scenario: Aggregating and preprocessing data from radar, camera, and ultrasonic sensors for ADAS domain fusion. IC Role / Device Role / Timing Role: Pre-processing hub performing time-synchronized timestamping (RTC + LPIT), sensor calibration, and CAN/Ethernet bridging. Use Value: IEEE 1588-capable Ethernet MAC enables precise sensor time alignment; FlexIO emulates proprietary sensor interfaces not supported natively. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar automotive microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| S32K144HAT0MLQR | 1 MB flash, 192 KB SRAM, 2x FlexCAN (1 with FD), 1x 12-bit ADC | Limited memory and peripheral count - suitable for entry-level BCM or gateway nodes without safety-critical actuation | Select when BOM cost reduction is prioritized over future firmware scalability or multi-sensor support |
| S32K148HAT0MLQR | 2 MB flash, 384 KB SRAM, 3x FlexCAN (all with FD), 10/100 Mbps Ethernet, 2x SAI | Includes Ethernet and audio interfaces - required for central compute, OTA server, or high-bandwidth sensor aggregation | Choose when IEEE 1588 time synchronization or AC97/TDM audio streaming is mandatory in the system architecture |
Compared with FS32K146HAT0MLQR, the S32K144 offers lower memory and peripheral count for cost-sensitive tier-2 applications, while the S32K148 adds Ethernet and expanded SRAM for centralized domain control - making the FS32K146 the optimal balance of safety, connectivity, and computational headroom for mid-tier automotive ECUs.
Availability
FS32K146HAT0MLQR is available at Aetrix Electronics and suitable for body control modules, battery management systems, and electric power steering applications requiring stable component supply across automotive production lifecycles.
Supply support for FS32K146HAT0MLQR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader focused on automotive, industrial, IoT, and communication infrastructure solutions, with deep expertise in functional safety and secure processing.
The S32K1xx family is designed specifically for automotive electronic control units requiring ASIL-B compliance, featuring integrated safety mechanisms, cryptographic acceleration, and robust power management for harsh environments.
FAQ
What is the maximum operating frequency of the FS32K146HAT0MLQR in HSRUN mode?
The FS32K146HAT0MLQR operates at up to 112 MHz in HSRUN mode, delivering 1.25 Dhrystone MIPS per MHz. This high-frequency mode is restricted to non-security operations - CSEc cryptographic functions and FlexNVM writes must execute in RUN mode at 80 MHz to avoid error flag assertion. The device automatically transitions between modes under software control using the PMC module.
Does the FS32K146HAT0MLQR support CAN-FD, and how many CAN interfaces does it include?
Yes, the FS32K146HAT0MLQR includes three FlexCAN modules, all supporting CAN-FD protocol per ISO 11898-1:2015. Each module provides separate TX/RX pins, message RAM, and flexible bit-rate configuration - enabling simultaneous operation on powertrain, chassis, and body networks. CAN-FD frame payloads up to 64 bytes are handled in hardware with CRC offload.
What safety certifications apply to the FS32K146HAT0MLQR?
The FS32K146HAT0MLQR is qualified to ISO 26262 ASIL-B at the hardware level, with features including ECC on flash and SRAM, system MPU enforcing memory isolation, dual watchdogs (WDOG and EWM), CRC acceleration, and lockstep-capable peripherals. NXP provides FMEDA reports, safety manuals, and diagnostic software libraries - all referenced in the S32K1xx Functional Safety Package v3.0.
How much on-chip SRAM does the FS32K146HAT0MLQR have, and is it protected?
The FS32K146HAT0MLQR integrates 256 KB of on-chip SRAM, fully protected by Error-Correcting Code (ECC) for single-bit error correction and double-bit error detection. This SRAM is partitioned into main SRAM and FlexRAM (4 KB configurable as SRAM or EEPROM emulation), both accessible via the AXBS-Lite crossbar switch with MPU-enforced access rights per master (CPU, DMA, Ethernet).
Is the FS32K146HAT0MLQR pin-compatible with other S32K14x devices in the same package?
Yes, the FS32K146HAT0MLQR in 100-pin LQFP is pin-compatible with all other S32K14x devices offered in that package variant, including S32K142, S32K144, and S32K148. Pin compatibility covers power, ground, debug, clock, reset, and all peripheral signal assignments - enabling hardware reuse across performance tiers while maintaining identical PCB layout and routing.
FS32K146HAT0MLQR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 144-LQFP
- Series:
- S32K
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M4F
- Core Size:
- 32-Bit Single-Core
- Speed:
- 80MHz
- Connectivity:
- CANbus, FlexIO, I2C, LINbus, SPI, UART/USART
- Peripherals:
- POR, PWM, WDT
- Number of I/O:
- 128
- Program Memory Size:
- 1MB (1M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 4K x 8
- RAM Size:
- 128K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 5.5V
- Data Converters:
- A/D 24x12b SAR; D/A1x8b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
FS32K146HAT0MLQR FAQ
1.How can I place an order for FS32K146HAT0MLQR through Aetrix?
Please submit a Request for Quotation (RFQ) for FS32K146HAT0MLQR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for FS32K146HAT0MLQR reliable?
The price and inventory of FS32K146HAT0MLQR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for FS32K146HAT0MLQR is usually 5 days.
3.What payment methods are accepted for FS32K146HAT0MLQR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for FS32K146HAT0MLQR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for FS32K146HAT0MLQR?
FS32K146HAT0MLQR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your FS32K146HAT0MLQR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for FS32K146HAT0MLQR?
For technical support, including FS32K146HAT0MLQR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your FS32K146HAT0MLQR requirements.
6.How does Aetrix verify that FS32K146HAT0MLQR is sourced from the original manufacturer or authorized distributors?
All FS32K146HAT0MLQR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that FS32K146HAT0MLQR meets industry standards.
7.What is the process for return or replacement of FS32K146HAT0MLQR?
All FS32K146HAT0MLQR units undergo pre-shipment inspection (PSI). If there is an issue with FS32K146HAT0MLQR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The FS32K146HAT0MLQR part is unused and in its original packaging.
Return procedure for FS32K146HAT0MLQR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
FS32K146HAT0MLQR Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

