NXP Semiconductors FS32K146HAT0VLLT
- Part No.:
- FS32K146HAT0VLLT
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
FS32K146HAT0VLLT.pdf
- Description:
- IC MCU 32BIT 1MB FLASH 100LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:3,807
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
FS32K146HAT0VLLT from NXP Semiconductors is an automotive-grade 32-bit Arm Cortex-M4F microcontroller with 2 MB flash, 256 KB SRAM (both with ECC), 112 MHz HSRUN operation, and integrated CSEc security engine. It features dual 12-bit ADCs (32-channel total), three FlexCAN modules (CAN-FD capable), and operates from -40 °C to 105 °C in LQFP-100 package - deployed in vehicle body control modules requiring functional safety up to ASIL-B.
For engineers reviewing the FS32K146HAT0VLLT datasheet, FS32K146HAT0VLLT pinout, FS32K146HAT0VLLT application, or FS32K146HAT0VLLT equivalent, key selection considerations include HSRUN/RUN mode switching constraints for CSEc/EEPROM operations, FlexCAN FD channel count per package, LQFP-100 I/O allocation (up to 81 GPIO), and voltage compliance (2.7–5.5 V) across temperature.
Technical Context
The FS32K146HAT0VLLT implements a dual-core-capable architecture with Arm Cortex-M4F core (112 MHz HSRUN / 80 MHz RUN), DSP extensions, and single-precision FPU - enabling real-time motor control and sensor fusion. Its memory subsystem includes 2 MB program flash with ECC, 64 KB FlexNVM for EEPROM emulation, and 4 KB FlexRAM configurable as SRAM or EEPROM backup.
Power management integrates PMC with five low-power modes (HSRUN, RUN, STOP, VLPR, VLPS), while clocking supports SOSC (4–40 MHz), FIRC (48 MHz), SIRC (8 MHz), LPO (128 kHz), and SPLL (up to 112 MHz). Safety features include System MPU (crossbar-level memory protection), CRC module, WDOG/EWM, and ECC on flash/SRAM - all aligned with ISO 26262 ASIL-B requirements.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | Arm Cortex-M4F with DSP, FPU, and NVIC - enables deterministic real-time control with floating-point math acceleration. |
| Max Clock Frequency | 112 MHz in HSRUN mode; 80 MHz in RUN mode - HSRUN disabled during CSEc/EEPROM writes to prevent error flags. |
| Memory | 2 MB ECC-protected flash, 256 KB ECC-protected SRAM, 64 KB FlexNVM - supports secure boot, OTA updates, and EEPROM emulation without external storage. |
| ADC | Two 12-bit SAR ADCs, up to 32 channels total, 1 Msps - suitable for multi-sensor analog acquisition in chassis control systems. |
| Communication | Three FlexCAN modules (CAN-FD capable), three LPSPI, two LPI2C, three LPUART/LIN - meets automotive domain controller communication bandwidth and protocol diversity needs. |
| Security | Cryptographic Services Engine (CSEc) compliant with SHE specification - provides AES-128, SHA-256, RNG, and secure key storage for ECU authentication. |
| Temperature Range | -40 °C to +105 °C ambient (V-grade) - qualified for under-hood and body electronics applications per AEC-Q100 Grade 2. |
| Package | 100-pin LQFP (LL suffix), 0.5 mm pitch - pin-to-pin compatible with other S32K14x devices in same package option. |
Pinout & Package
FS32K146HAT0VLLT is housed in a 100-pin LQFP (Low-Profile Quad Flat Package) with 0.5 mm pitch, thermally enhanced for automotive PCB layouts. Pin assignment follows the S32K14x family standard layout, supporting full peripheral mapping including FlexCAN, ADC, FlexIO, and Ethernet interfaces depending on pin availability.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA, VREFH, VREFL | Power and reference supply rails | Separate analog/digital supplies with tight differential tolerance (±0.1 V); VREFH must not exceed VDDA + 0.1 V for ADC accuracy. |
| PTA0–PTA31, PTB0–PTB31, PTC0–PTC31, PTD0–PTD31 | GPIO multiplexed I/O banks | Up to 81 GPIO with interrupt capability; each pin supports multiple peripheral functions via IOMUX - critical for flexible board design in multi-ECU platforms. |
| CAN0_TX, CAN0_RX, CAN1_TX, CAN1_RX, CAN2_TX, CAN2_RX | FlexCAN transceiver signal pairs | Differential CAN-FD physical layer interface; requires external CAN transceivers and termination - supports 5 Mbps data phase in FD frames. |
| ADC0_SE0–ADC0_SE31, ADC1_SE0–ADC1_SE31 | Analog input channels | 32 dedicated analog inputs across two ADC modules; shared with GPIO - enables simultaneous sampling of battery voltage, temperature, and position sensors. |
| JTAG_TMS, JTAG_TCK, JTAG_TDI, JTAG_TDO, SWD_DIO, SWD_CLK | Debug interface signals | Supports Serial Wire Debug (SWD) and JTAG; SWD preferred for production programming due to 2-pin footprint and trace capability via ITM/TPIU. |
Key Features
| Feature | Design Value |
|---|---|
| HSRUN/RUN mode switching logic | Automatic transition required before CSEc execution or EEPROM write/erase - prevents runtime errors and ensures deterministic security operation. |
| System MPU (Crossbar-level) | Enforces memory access rights per master (CPU, DMA, Ethernet) - blocks unauthorized peripheral or memory access, satisfying ASIL-B partitioning requirements. |
| FlexIO module | Configurable 8-pin peripheral emulator supporting UART, SPI, I2C, LIN, PWM, and I2S - eliminates need for external protocol bridges in cost-sensitive body control units. |
| QuadSPI with HyperBus™ support | Enables direct XIP (execute-in-place) from external NOR flash - reduces boot time and simplifies firmware update architecture in telematics gateways. |
| LPIT + LPTMR + RTC combo | Provides hierarchical timing: LPIT for periodic interrupts (4 channels), LPTMR for wake-up events, RTC for calendar time - essential for low-power sleep/wake scheduling in gateway ECUs. |
Applications
| Body Control Module (BCM) | Door Module Controller |
|---|---|
Use Scenario: Centralized management of lighting, window lift, mirror adjustment, and door lock actuation in modern vehicles. IC Role / Device Role / Timing Role: Main application MCU executing LIN/CAN cluster communication, PWM motor control, and ADC-based current sensing. Use Value: 81 GPIO and three LPUART/LIN modules enable direct connection to 12+ LIN slaves; HSRUN mode accelerates window anti-pinch algorithm execution. |
Use Scenario: Integrated control of power windows, central locking, and proximity detection in driver/passenger door assemblies. IC Role / Device Role / Timing Role: Real-time motor driver with position feedback via ADC and fault monitoring via CSEc-secured diagnostics. Use Value: Dual 12-bit ADCs sample hall-effect sensors at 1 Msps; FlexCAN FD supports high-bandwidth diagnostic logging during vehicle service. |
| Roof Module Controller | Seat Control Unit |
Use Scenario: Coordination of sunroof movement, ambient lighting, and rain sensor integration in premium roof modules. IC Role / Device Role / Timing Role: Mixed-signal controller managing analog rain detection, PWM LED dimming, and CAN bus communication. Use Value: 64 KB FlexNVM stores calibrated rain threshold tables; CSEc secures over-the-air calibration updates against tampering. |
Use Scenario: Motorized seat position memory, heating/ventilation control, and occupant detection via capacitive sensing. IC Role / Device Role / Timing Role: Safety-critical actuator controller with ASIL-B compliant memory protection and watchdog supervision. Use Value: System MPU isolates seat heater control code from memory-mapped CAN buffers; ECC prevents latent bit flips in position memory. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar automotive microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| FS32K148HAT0VLLT | 2 MB flash, 256 KB SRAM, 3x FlexCAN FD, 10/100 Mbps Ethernet MAC, 2x SAI - adds Ethernet and audio interfaces not present in FS32K146HAT0VLLT. | Targeted at gateway ECUs requiring TCP/IP stack offload or audio processing; not needed for standalone body controllers. | Select when Ethernet or dual SAI is required; otherwise FS32K146HAT0VLLT offers optimal BOM cost and footprint for non-gateway roles. |
| FS32K144HAT0VLLT | 1 MB flash, 192 KB SRAM, 2x FlexCAN FD, no QuadSPI/HyperBus - reduced memory and peripheral set versus FS32K146HAT0VLLT. | Suitable for entry-level BCMs with fewer LIN nodes and no EEPROM emulation requirement; lacks FlexNVM for robust data logging. | Choose for cost-sensitive designs where 1 MB flash suffices and CSEc usage is limited; verify FlexNVM absence does not impact field update strategy. |
Compared with FS32K148HAT0VLLT, FS32K146HAT0VLLT removes Ethernet/SAI overhead while retaining identical CAN-FD, ADC, and security capabilities - delivering better power efficiency and lower thermal load. Against FS32K144HAT0VLLT, it adds 1 MB flash and FlexNVM for future-proof OTA resilience and extended diagnostic data retention.
Availability
FS32K146HAT0VLLT is available at Aetrix Electronics and suitable for automotive body electronics, door module control, roof module integration, and seat control applications requiring stable component supply across long production lifecycles.
Supply support for FS32K146HAT0VLLT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT markets, with deep expertise in functional safety and automotive qualification.
The S32K1xx series is NXP's scalable family of Arm-based automotive MCUs designed specifically for body, gateway, and chassis control applications - emphasizing ASIL-B compliance, security, and long-term automotive supply chain stability.
FAQ
What is the maximum operating frequency of the FS32K146HAT0VLLT, and under what conditions?
The FS32K146HAT0VLLT operates at up to 112 MHz in HSRUN mode and 80 MHz in RUN mode. HSRUN mode is disabled during CSEc cryptographic operations or FlexNVM EEPROM emulation - the device must switch to RUN mode (80 MHz) to execute those functions, as confirmed in the S32K1xx Data Sheet Rev. 15 section 1.1 and footnote notes.
Does the FS32K146HAT0VLLT support CAN-FD, and how many instances are available?
Yes, the FS32K146HAT0VLLT integrates three FlexCAN modules, all supporting CAN-FD protocol per ISO 11898-1:2015. All three are accessible in the 100-pin LQFP package, with dedicated TX/RX pins mapped to separate port groups - verified in the S32K1xx Feature Comparison Figure 3 and IO Signal Description documentation.
What memory protection mechanisms does the FS32K146HAT0VLLT implement for ASIL-B compliance?
The FS32K146HAT0VLLT implements NXP's system-level Memory Protection Unit (MPU) at the crossbar switch, enforcing access rights per master (CPU, DMA, Ethernet). It also includes ECC on flash and SRAM, CRC module, internal WDOG, and external EWM - collectively meeting ISO 26262 ASIL-B requirements as documented in the S32K1xx Data Sheet sections 1.1 and 3.1.
Is the FS32K146HAT0VLLT pin-compatible with other S32K14x devices in the same package?
Yes, all S32K14x devices sharing the 100-pin LQFP package (e.g., FS32K144HAT0VLLT, FS32K148HAT0VLLT) are pin-to-pin compatible per the S32K1xx Data Sheet Rev. 15 section 3.1 - enabling hardware reuse across performance tiers while maintaining identical PCB layout and signal routing.
What is the ambient temperature range and AEC-Q100 grade for the FS32K146HAT0VLLT?
The FS32K146HAT0VLLT is rated for -40 °C to +105 °C ambient operation (V-grade) and qualifies per AEC-Q100 Grade 2, as specified in Table 5 (Thermal Operating Characteristics) and ordering code decoding ('V' = -40 °C to 105 °C) in the S32K1xx Data Sheet Rev. 15 section 4.2.
FS32K146HAT0VLLT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 100-LQFP
- Series:
- S32K
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M4F
- Core Size:
- 32-Bit Single-Core
- Speed:
- 80MHz
- Connectivity:
- CANbus, FlexIO, I2C, LINbus, SPI, UART/USART
- Peripherals:
- POR, PWM, WDT
- Number of I/O:
- 89
- Program Memory Size:
- 1MB (1M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 4K x 8
- RAM Size:
- 128K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 5.5V
- Data Converters:
- A/D 24x12b SAR; D/A1x8b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
FS32K146HAT0VLLT FAQ
1.How can I place an order for FS32K146HAT0VLLT through Aetrix?
Please submit a Request for Quotation (RFQ) for FS32K146HAT0VLLT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for FS32K146HAT0VLLT reliable?
The price and inventory of FS32K146HAT0VLLT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for FS32K146HAT0VLLT is usually 5 days.
3.What payment methods are accepted for FS32K146HAT0VLLT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for FS32K146HAT0VLLT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for FS32K146HAT0VLLT?
FS32K146HAT0VLLT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your FS32K146HAT0VLLT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for FS32K146HAT0VLLT?
For technical support, including FS32K146HAT0VLLT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your FS32K146HAT0VLLT requirements.
6.How does Aetrix verify that FS32K146HAT0VLLT is sourced from the original manufacturer or authorized distributors?
All FS32K146HAT0VLLT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that FS32K146HAT0VLLT meets industry standards.
7.What is the process for return or replacement of FS32K146HAT0VLLT?
All FS32K146HAT0VLLT units undergo pre-shipment inspection (PSI). If there is an issue with FS32K146HAT0VLLT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The FS32K146HAT0VLLT part is unused and in its original packaging.
Return procedure for FS32K146HAT0VLLT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
FS32K146HAT0VLLT Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

