NXP Semiconductors FS32K146HAT0VLQT
- Part No.:
- FS32K146HAT0VLQT
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 144-LQFP
- Datasheet:
-
FS32K146HAT0VLQT.pdf
- Description:
- IC MCU 32BIT 1MB FLASH 144LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:1,718
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
FS32K146HAT0VLQT from NXP Semiconductors is an automotive-grade 32-bit Arm Cortex-M4F microcontroller with 2 MB flash, 256 KB SRAM (both with ECC), 112 MHz HSRUN operation, and integrated CSEc security engine. It features dual 12-bit ADCs (32-channel total), three FlexCAN modules (CAN-FD capable), and operates from -40 °C to 105 °C in automotive body control modules.
For engineers reviewing the FS32K146HAT0VLQT datasheet, FS32K146HAT0VLQT pinout, FS32K146HAT0VLQT application, or FS32K146HAT0VLQT equivalent, this page delivers verified specifications, package mapping, functional alternatives, and design-critical timing/security constraints - including mandatory RUN-mode switching for CSEc operations and EEPROM emulation.
Technical Context
The FS32K146HAT0VLQT implements a dual-core architecture with Arm Cortex-M4F (primary) and M0+ (auxiliary), supporting concurrent real-time control and safety monitoring. Its clock system integrates SPLL (up to 112 MHz), FIRC (48 MHz), SIRC (8 MHz), and LPO (128 kHz), with configurable power modes (HSRUN/RUN/STOP/VLPR/VLPS) governed by PMC.
Memory subsystem includes ECC-protected 2 MB flash, 64 KB FlexNVM for data storage/EEPROM emulation, 256 KB SRAM, and 4 KB FlexRAM usable as SRAM or EEPROM. Safety features include System MPU (crossbar-level memory protection), CRC module, WDOG/EWM, and ASIL-B-capable CSEc cryptographic engine.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Voltage Range | 2.7 V to 5.5 V - Supports wide automotive battery voltage variation including cold-crank conditions. |
| CPU Core | Arm Cortex-M4F with FPU - Enables floating-point math for motor control and sensor fusion without external coprocessor. |
| Max Clock Frequency | 112 MHz (HSRUN mode) - Delivers 140 DMIPS for high-speed real-time tasks; requires mode switch to 80 MHz RUN for CSEc/EEPROM access. |
| Flash Memory | 2 MB with ECC - Provides robust code storage with single-bit error correction and double-bit error detection for ASIL-B compliance. |
| SRAM | 256 KB with ECC - Ensures data integrity in safety-critical variables and stack operations across temperature range. |
| ADC | Two 12-bit SAR ADCs, up to 32 channels total - Enables simultaneous sampling of multiple sensors (e.g., temperature, pressure, position) at 1 Msps per module. |
| FlexCAN | Three modules, CAN-FD capable - Supports high-bandwidth vehicle network communication with data rates up to 5 Mbps and extended payload size. |
| Operating Temperature | -40 °C to 105 °C - Qualified for under-hood automotive applications requiring extended ambient thermal resilience. |
Pinout & Package
FS32K146HAT0VLQT is packaged in a 100-pin LQFP (Lead-Free, RoHS-compliant) with 0.5 mm pitch. This package supports full peripheral availability including all three FlexCAN interfaces, dual ADCs, Ethernet MAC, and 156 GPIOs (pin-mapped per package variant).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA, VREFH | Power supply inputs | Separate analog/digital supplies enable noise isolation; VREFH must be ≤ VDDA + 0.1 V for ADC accuracy. |
| RESET_B | Active-low reset input | Asynchronous reset with internal pull-up; compatible with external watchdog or EWM assertion. |
| SWD_CLK, SWD_DIO | Serial Wire Debug interface | Enables non-intrusive debugging, trace, and programming via standard ARM SWD protocol. |
| CAN0_TX, CAN0_RX | FlexCAN Channel 0 differential I/O | Direct connection to CAN transceiver; supports ISO 11898-1 physical layer and CAN-FD data phase. |
| ADC0_SE0–ADC0_SE31 | Analog input channels | 32 dedicated pins for first ADC module; multiplexed with GPIOs and other peripherals per pin configuration. |
| FTM0_CH0–FTM0_CH7 | FlexTimer output channels | Eight PWM/OC/IC-capable outputs for motor gate drive, LED dimming, or encoder capture. |
Key Features
| Feature | Design Value |
|---|---|
| ASIL-B Capable CSEc Engine | Hardware-accelerated AES-128/256, SHA-256, RNG, and key management - enables secure boot and OTA updates without CPU overhead. |
| ECC on Flash & SRAM | Single-bit correction / double-bit detection across all memory - eliminates silent data corruption in long-life automotive deployments. |
| Multi-Mode Power Management | Five low-power states (HSRUN/RUN/STOP/VLPR/VLPS) with sub-μA STOP current - extends battery life in always-on modules like gateway ECUs. |
| QuadSPI with HyperBus™ | External memory interface supporting XIP and high-speed read/write - enables expansion beyond on-chip flash for firmware overlays or logging buffers. |
| System MPU (Crossbar-Level) | Configurable memory region access rights per master (CPU, DMA, Ethernet) - enforces hardware-enforced isolation between safety and non-safety software partitions. |
| FlexIO Module | Programmable logic block supporting UART/I²C/SPI/PWM emulation - replaces discrete glue logic and reduces BOM count in legacy protocol adaptation. |
Applications
| Body Control Module (BCM) | Electric Power Steering (EPS) |
|---|---|
Use Scenario: Centralized control of door locks, lighting, wipers, and HVAC in modern vehicles. IC Role / Device Role / Timing Role: Main MCU executing ASW, managing LIN/CAN communication with slave nodes, and performing real-time PWM for LED drivers. Use Value: 112 MHz HSRUN mode enables deterministic response to LIN wake-up events within <100 μs while maintaining CAN FD bus arbitration. | Use Scenario: Closed-loop torque assist control with torque sensor feedback, motor current sensing, and CAN communication to ADAS domain controller. IC Role / Device Role / Timing Role: Real-time motor control MCU running FOC algorithm at 20 kHz PWM frequency using FTM timers and ADC-triggered sampling. Use Value: Dual 12-bit ADCs allow simultaneous sampling of motor phase currents and torque sensor output with <1 μs inter-channel skew. |
| Automotive Gateway | Advanced Driver Assistance Systems (ADAS) Sensor Hub |
Use Scenario: Protocol translation and firewalling between CAN FD, LIN, and Ethernet domains in zonal architectures. IC Role / Device Role / Timing Role: Network bridge MCU handling time-synchronized message routing, security validation via CSEc, and diagnostics over UDS. Use Value: Integrated 10/100 Mbps Ethernet MAC with IEEE 1588 timestamping enables precise time synchronization across distributed ECUs. | Use Scenario: Aggregation and preprocessing of radar, camera, and ultrasonic sensor data before forwarding to central ADAS processor. IC Role / Device Role / Timing Role: Sensor fusion preprocessor running Kalman filtering and feature extraction using DSP instructions and FPU. Use Value: Arm Cortex-M4F core with 1.25 DMIPS/MHz delivers >140 DMIPS for real-time signal processing without offloading to FPGA or ASIC. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar automotive microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| S32K144HAT0MLQT | 1 MB flash, 192 KB SRAM, same 100-pin LQFP package and pinout; no Ethernet MAC or second SAI. | Targeted at cost-sensitive body control modules where Ethernet connectivity is unnecessary. | Select when full 2 MB flash and Ethernet are not required - reduces BOM cost while retaining identical debug, security, and CAN-FD capabilities. |
| S32K148HAT0VLQT | 2 MB flash, 384 KB SRAM, adds 10/100 Mbps Ethernet MAC and two SAI modules; otherwise identical peripheral set and package. | Required for high-bandwidth ADAS gateway or audio domain controller applications needing Ethernet backhaul. | Choose when Ethernet MAC and dual SAI are essential - maintains pin compatibility and software reuse while adding connectivity bandwidth. |
Compared with FS32K146HAT0VLQT, S32K144HAT0MLQT offers reduced memory and no Ethernet at lower cost for simpler BCMs, while S32K148HAT0VLQT adds Ethernet and SAI for gateway/audio roles - both share identical CSEc, CAN-FD, and safety architecture.
Availability
FS32K146HAT0VLQT is available at Aetrix Electronics and suitable for automotive body control modules, electric power steering systems, and zonal gateway designs requiring stable component supply, long-term lifecycle support, and ASIL-B functional safety compliance.
Supply support for FS32K146HAT0VLQT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT markets, with deep expertise in functional safety and automotive qualification standards.
The S32K1xx family is designed specifically for automotive electronic control units requiring ASIL-B compliance, robust security, and mixed-signal integration - targeting body electronics, chassis, and gateway applications.
FAQ
What is the maximum operating frequency of the FS32K146HAT0VLQT and under what conditions?
The FS32K146HAT0VLQT achieves 112 MHz in HSRUN mode, but only when operating within its specified voltage (2.7–5.5 V) and temperature (-40 °C to 105 °C) ranges. Critical operations such as CSEc cryptographic execution or EEPROM emulation require switching to RUN mode at 80 MHz - attempting them at 112 MHz triggers error flags and halts secure functions. This constraint is enforced in hardware and documented in the S32K1xx Data Sheet Rev. 15.
Does the FS32K146HAT0VLQT support CAN-FD, and how many controllers are available?
Yes, the FS32K146HAT0VLQT integrates three independent FlexCAN modules, each supporting CAN-FD per ISO 11898-1 with data rates up to 5 Mbps and payloads up to 64 bytes. All three controllers are fully accessible in the 100-pin LQFP package, with dedicated TX/RX pins mapped to separate physical layers - enabling multi-bus architectures such as powertrain + chassis + infotainment segmentation.
What memory protection mechanisms does the FS32K146HAT0VLQT provide for ASIL-B compliance?
The FS32K146HAT0VLQT implements a system-level Memory Protection Unit (MPU) at the crossbar switch, assigning configurable access rights (read/write/execute) to memory regions per master (CPU, DMA, Ethernet). Combined with ECC on 2 MB flash and 256 KB SRAM, CRC module, WDOG/EWM, and CSEc-based secure boot, it meets ASIL-B requirements per ISO 26262. The MPU prevents unauthorized peripheral or memory access - a critical requirement for partitioned safety software.
Can the FS32K146HAT0VLQT execute cryptographic operations while running at 112 MHz?
No. The FS32K146HAT0VLQT cannot execute CSEc (Cryptographic Services Engine) operations in HSRUN mode at 112 MHz. Attempting AES encryption, SHA hashing, or key generation triggers hardware error flags. The device must transition to RUN mode (80 MHz) before initiating any CSEc command - a hardwired restriction confirmed in the S32K1xx Data Sheet Rev. 15 Section 1.1 and Figure 3 footnotes. This ensures timing predictability and power stability during security-critical sequences.
What is the ADC configuration supported by the FS32K146HAT0VLQT?
The FS32K146HAT0VLQT includes two independent 12-bit SAR ADC modules, each supporting up to 32 analog input channels (64 total), with 1 Msps conversion rate per module. Inputs are multiplexed across GPIO pins and support hardware triggering from FTM, LPIT, or PDB - enabling synchronized sampling for motor control or sensor fusion. Both ADCs feature programmable gain, offset calibration, and hardware averaging, and operate across the full -40 °C to 105 °C temperature range with guaranteed linearity.
FS32K146HAT0VLQT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 144-LQFP
- Series:
- S32K
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M4F
- Core Size:
- 32-Bit Single-Core
- Speed:
- 80MHz
- Connectivity:
- CANbus, FlexIO, I2C, LINbus, SPI, UART/USART
- Peripherals:
- POR, PWM, WDT
- Number of I/O:
- 128
- Program Memory Size:
- 1MB (1M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 4K x 8
- RAM Size:
- 128K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 5.5V
- Data Converters:
- A/D 24x12b SAR; D/A1x8b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
FS32K146HAT0VLQT FAQ
1.How can I place an order for FS32K146HAT0VLQT through Aetrix?
Please submit a Request for Quotation (RFQ) for FS32K146HAT0VLQT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for FS32K146HAT0VLQT reliable?
The price and inventory of FS32K146HAT0VLQT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for FS32K146HAT0VLQT is usually 5 days.
3.What payment methods are accepted for FS32K146HAT0VLQT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for FS32K146HAT0VLQT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for FS32K146HAT0VLQT?
FS32K146HAT0VLQT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your FS32K146HAT0VLQT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for FS32K146HAT0VLQT?
For technical support, including FS32K146HAT0VLQT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your FS32K146HAT0VLQT requirements.
6.How does Aetrix verify that FS32K146HAT0VLQT is sourced from the original manufacturer or authorized distributors?
All FS32K146HAT0VLQT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that FS32K146HAT0VLQT meets industry standards.
7.What is the process for return or replacement of FS32K146HAT0VLQT?
All FS32K146HAT0VLQT units undergo pre-shipment inspection (PSI). If there is an issue with FS32K146HAT0VLQT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The FS32K146HAT0VLQT part is unused and in its original packaging.
Return procedure for FS32K146HAT0VLQT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
FS32K146HAT0VLQT Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

