NXP Semiconductors FS32K146HRT0MLHR
- Part No.:
- FS32K146HRT0MLHR
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 64-LQFP
- Datasheet:
-
FS32K146HRT0MLHR.pdf
- Description:
- IC MCU 32BIT 1MB FLASH 64LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:3,445
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
FS32K146HRT0MLHR from NXP Semiconductors is an automotive-grade 32-bit Arm Cortex-M4F microcontroller designed for real-time control in safety-critical ECUs. It operates at up to 112 MHz (HSRUN mode), features 2 MB ECC-protected flash, 256 KB SRAM with ECC, and supports -40 °C to +125 °C ambient operation. It integrates FlexCAN with optional CAN-FD, multiple low-power communication interfaces, and CSEc cryptographic engine - deployed in body control modules and chassis domain controllers.
For engineers reviewing the FS32K146HRT0MLHR datasheet, FS32K146HRT0MLHR pinout, FS32K146HRT0MLHR application, or FS32K146HRT0MLHR equivalent, key selection considerations include HSRUN/RUN mode switching constraints for CSEc/EEPROM operations, 100-pin LQFP package compatibility, ASIL-B capable safety architecture, and FlexIO protocol emulation capability for legacy bus bridging.
Technical Context
The FS32K146HRT0MLHR implements a dual-core-capable Arm Cortex-M4F core with integrated FPU and DSP extensions, executing at 112 MHz in HSRUN mode (requiring voltage ≥2.7 V) and 80 MHz in RUN mode (required for CSEc security operations and EEPROM emulation). Its AXBS-Lite crossbar switch enables concurrent access by CPU, DMA, and Ethernet MAC to memory and peripherals while enforcing memory protection via NXP's system MPU - not Arm's core MPU.
Power management includes five distinct modes (HSRUN, RUN, STOP, VLPR, VLPS), with clock gating applied per peripheral. The device uses SPLL for high-speed system clock generation, FIRC/SIRC/LPO oscillators for low-power timing, and supports IEEE 1588 timestamping via its 10/100 Mbps Ethernet MAC - though Ethernet is not implemented in this specific variant per feature comparison data.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | Arm Cortex-M4F with FPU and DSP extensions - enables deterministic floating-point math and signal processing in motor control loops. |
| Max Clock Speed | 112 MHz in HSRUN mode; 80 MHz in RUN mode - HSRUN disabled during CSEc/EEPROM writes to prevent error flags. |
| Flash Memory | 2 MB program flash with ECC - supports robust code storage and over-the-air update integrity verification. |
| SRAM | 256 KB SRAM with ECC - provides fault-tolerant data buffering for safety-critical runtime variables. |
| Operating Temp | -40 °C to +125 °C (M-grade) - qualified for under-hood automotive applications without derating. |
| I/O Count | Up to 156 GPIO pins - enables high pin-count integration for multi-sensor ECU designs with interrupt support on all pins. |
| FlexCAN Channels | 3 × FlexCAN modules, up to 2 with CAN-FD - supports mixed legacy CAN and high-bandwidth FD networks in gateway applications. |
| Security Engine | Cryptographic Services Engine (CSEc) - implements SHE-compliant AES, SHA, RNG, and key management for secure boot and firmware authentication. |
Pinout & Package
FS32K146HRT0MLHR is housed in a 100-pin LQFP package (14 × 14 mm, 0.5 mm pitch), with pin-compatible footprint across S32K14x family members sharing this package option. Pin functions are defined per I/O signal multiplexing tables in the S32K1xx Reference Manual.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA, VREFH | Analog & digital power supply inputs | Must be shorted on PCB with local decoupling; VREFH ≤ VDDA + 0.1 V ensures ADC accuracy. |
| RESET_B | Active-low reset input | Asynchronous reset assertion halts CPU and peripherals; internal pull-up enables reliable power-on reset. |
| SWD_CLK / SWD_IO | Serial Wire Debug interface | Two-pin debug port supporting full JTAG/SWD functionality, trace, and flash programming without external debug adapter overhead. |
| CAN0_TX / CAN0_RX | FlexCAN channel 0 differential pair | Requires external CAN transceiver; supports ISO 11898-1 physical layer up to 1 Mbps (or CAN-FD up to 5 Mbps with transceiver). |
| FTM0_CH0–CH7 | FlexTimer module capture/compare outputs | Configurable as PWM, input capture, or quadrature decoder - used for motor phase control and encoder feedback timing. |
| LPUART0_RX / TX | Low-power UART channel 0 | Operates in VLPR/VLPS modes; supports LIN 2.2A protocol for body electronics communication with <1 µA sleep current. |
Key Features
| Feature | Design Value |
|---|---|
| ASIL-B Capable Safety Architecture | System MPU enforces memory region access rights per master (CPU/DMA/Ethernet); CRC, ECC, and watchdogs meet ISO 26262 requirements. |
| Flexible Low-Power Operation | Five power modes including VLPS (sub-µA) and RUN (80 MHz) - enables rapid wake-from-sleep response in battery-sensitive modules. |
| Hardware Cryptographic Acceleration | CSEc executes AES-128/256, SHA-256, and ECDSA in constant time - reduces secure boot latency by >90% vs. software-only implementation. |
| Protocol Emulation via FlexIO | 8-pin FlexIO module emulates UART, SPI, I2C, LIN, PWM, or custom protocols - eliminates need for external bridge ICs in legacy subsystem integration. |
| Dual ADC with 32-Channel Support | Two independent 12-bit SAR ADCs sampling up to 1 MSPS each - enables simultaneous monitoring of motor currents, temperatures, and voltages in traction inverters. |
| QuadSPI with HyperBus™ | External memory interface supporting x8 HyperBus™ NOR flash - expands code space beyond on-chip flash for complex AUTOSAR MCAL stacks. |
Applications
| Body Control Module (BCM) | Chassis Domain Controller |
|---|---|
Use Scenario: Centralized management of lighting, door locks, window lifts, and seat position memory in modern vehicles. IC Role / Device Role / Timing Role: Main application MCU coordinating LIN/CAN subnetworks, executing diagnostics, and managing non-volatile parameter storage via FlexNVM EEPROM emulation. Use Value: 256 KB ECC SRAM ensures safe storage of calibration data; CSEc secures firmware updates against tampering during dealership reprogramming. | Use Scenario: Real-time coordination of brake-by-wire, electronic stability control, and active suspension systems. IC Role / Device Role / Timing Role: Safety-critical controller running ASIL-B software with deterministic 112 MHz HSRUN execution for torque calculation and actuator command generation. Use Value: Dual 12-bit ADCs sample motor phase currents at 1 MSPS; FlexTimers generate precise PWM waveforms with <100 ns jitter for IGBT gate drivers. |
| Gateway ECU | Electric Power Steering (EPS) |
Use Scenario: Protocol translation and message routing between high-speed CAN-FD backbone and low-speed LIN/UART sensor networks. IC Role / Device Role / Timing Role: Bridge MCU using three FlexCAN channels (2x FD-capable) and FlexIO to emulate legacy interfaces while maintaining firewall isolation. Use Value: 100-pin LQFP provides sufficient I/O for dual CAN transceivers, LIN drivers, and debug headers; QuadSPI supports secure boot image storage in external flash. | Use Scenario: Closed-loop motor control for assist torque generation based on torque sensor, vehicle speed, and steering angle inputs. IC Role / Device Role / Timing Role: Real-time controller executing field-oriented control (FOC) algorithms with hardware-accelerated math via M4F FPU and DSP extensions. Use Value: 80 MHz RUN mode guarantees CSEc execution for secure firmware validation before motor activation; LPIT timers enable precise 10 kHz current loop timing. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar automotive microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| S32K148HRT0MLHR | 2 MB flash, 256 KB SRAM, 3× FlexCAN (all FD-capable), 10/100 Mbps Ethernet MAC, 2× SAI - larger memory and added connectivity. | Required where Ethernet-based diagnostic or audio streaming is needed; not pin-compatible due to 144-pin LQFP/176-pin LQFP packaging. | Select when future-proofing for OTA updates over Ethernet or integrating audio feedback in ADAS human-machine interfaces. |
| S32K144HRT0MLHR | 1 MB flash, 128 KB SRAM, 2× FlexCAN (1× FD-capable), no Ethernet - reduced memory and peripheral count. | Suitable for cost-optimized body control units with fewer CAN nodes and no requirement for external flash expansion. | Choose for entry-level BCMs where QuadSPI and second ADC are unnecessary; shares same 100-pin LQFP footprint and pinout. |
Compared with FS32K146HRT0MLHR, S32K148HRT0MLHR adds Ethernet and SAI but requires PCB redesign, while S32K144HRT0MLHR offers identical package and pin compatibility with lower memory and one fewer FlexCAN - making it a direct drop-in alternative for less demanding applications.
Availability
FS32K146HRT0MLHR is available at Aetrix Electronics and suitable for automotive body control modules, chassis domain controllers, gateway ECUs, and electric power steering systems requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for FS32K146HRT0MLHR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor company headquartered in Eindhoven, Netherlands, specializing in secure connectivity solutions for automotive, industrial, and IoT markets.
The S32K1xx family - including FS32K146HRT0MLHR - was engineered specifically for ASIL-B automotive applications, emphasizing functional safety, real-time determinism, and cryptographic security in electronic control units.
FAQ
What is the maximum operating frequency of the FS32K146HRT0MLHR and under what conditions?
The FS32K146HRT0MLHR achieves 112 MHz in HSRUN mode, but only when supplied within 2.7–5.5 V and operating at ambient temperatures ≤105 °C. For CSEc security operations or EEPROM emulation, it must drop to 80 MHz RUN mode - a mandatory hardware-enforced transition to prevent error flag generation during flash writes.
Does the FS32K146HRT0MLHR support CAN-FD, and how many channels are available?
Yes, the FS32K146HRT0MLHR supports CAN-FD on up to two of its three FlexCAN modules, as confirmed in the S32K1xx product series comparison table. The third FlexCAN channel operates in classical CAN mode only. All three channels are accessible in the 100-pin LQFP package.
What safety certifications or architectural features does the FS32K146HRT0MLHR provide for automotive use?
The FS32K146HRT0MLHR implements ISO 26262 ASIL-B capable features including ECC on flash/SRAM, system MPU-based memory protection, CRC module, dual watchdogs (WDOG and EWM), and lockstep-capable peripherals. Its safety manual and FMEDA report are available from NXP under NDA for functional safety integration.
Can the FS32K146HRT0MLHR execute cryptographic operations while running at 112 MHz?
No - the FS32K146HRT0MLHR cannot execute CSEc cryptographic operations or EEPROM writes/erases in HSRUN mode (112 MHz). Doing so triggers error flags; the device must switch to RUN mode (80 MHz) first. This behavior is explicitly documented in the datasheet's power management and security sections.
What package type and pin count does the FS32K146HRT0MLHR use, and is it pin-compatible with other S32K14x variants?
The FS32K146HRT0MLHR uses a 100-pin LQFP package (14 × 14 mm, 0.5 mm pitch). Per the datasheet, all S32K14x devices sharing the same package are pin-to-pin compatible - including S32K144HRT0MLHR and S32K142HRT0MLHR - enabling scalable design reuse across performance tiers.
FS32K146HRT0MLHR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 64-LQFP
- Series:
- S32K
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M4F
- Core Size:
- 32-Bit Single-Core
- Speed:
- 80MHz
- Connectivity:
- CANbus, FlexIO, I2C, LINbus, SPI, UART/USART
- Peripherals:
- POR, PWM, WDT
- Number of I/O:
- 58
- Program Memory Size:
- 1MB (1M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 4K x 8
- RAM Size:
- 128K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 5.5V
- Data Converters:
- A/D 24x12b SAR; D/A1x8b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
FS32K146HRT0MLHR FAQ
1.How can I place an order for FS32K146HRT0MLHR through Aetrix?
Please submit a Request for Quotation (RFQ) for FS32K146HRT0MLHR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for FS32K146HRT0MLHR reliable?
The price and inventory of FS32K146HRT0MLHR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for FS32K146HRT0MLHR is usually 5 days.
3.What payment methods are accepted for FS32K146HRT0MLHR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for FS32K146HRT0MLHR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for FS32K146HRT0MLHR?
FS32K146HRT0MLHR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your FS32K146HRT0MLHR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for FS32K146HRT0MLHR?
For technical support, including FS32K146HRT0MLHR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your FS32K146HRT0MLHR requirements.
6.How does Aetrix verify that FS32K146HRT0MLHR is sourced from the original manufacturer or authorized distributors?
All FS32K146HRT0MLHR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that FS32K146HRT0MLHR meets industry standards.
7.What is the process for return or replacement of FS32K146HRT0MLHR?
All FS32K146HRT0MLHR units undergo pre-shipment inspection (PSI). If there is an issue with FS32K146HRT0MLHR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The FS32K146HRT0MLHR part is unused and in its original packaging.
Return procedure for FS32K146HRT0MLHR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
FS32K146HRT0MLHR Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

