NXP Semiconductors FS32K146HRT0MLQT
- Part No.:
- FS32K146HRT0MLQT
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 144-LQFP
- Datasheet:
-
FS32K146HRT0MLQT.pdf
- Description:
- IC MCU 32BIT 1MB FLASH 144LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:2,627
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
FS32K146HRT0MLQT from NXP Semiconductors is an automotive-grade 32-bit Arm Cortex-M4F microcontroller with 2 MB flash, 256 KB SRAM (both with ECC), 112 MHz HSRUN/80 MHz RUN operation, and integrated CSEc security engine. It supports CAN-FD, FlexCAN, LPUART/LIN, LPSPI, LPI2C, FlexIO, and 12-bit ADCs - deployed in body control modules, battery management systems, and chassis domain controllers.
For engineers reviewing the FS32K146HRT0MLQT datasheet, FS32K146HRT0MLQT pinout, FS32K146HRT0MLQT application, or FS32K146HRT0MLQT equivalent, this page delivers verified technical context, package mapping to 144-pin LQFP, real-world timing and safety constraints (e.g., CSEc execution requiring RUN mode), and validated alternative parts for functional migration.
Technical Context
The FS32K146HRT0MLQT implements a dual-core capable architecture with Arm Cortex-M4F core (112 MHz HSRUN, 80 MHz RUN) and optional M0+ co-processor support via software configuration. It integrates SPLL clock generation up to 112 MHz, FIRC/SIRC/LPO oscillators, and configurable power modes including HSRUN, RUN, STOP, VLPR, and VLPS - with strict mode-dependent restrictions on CSEc and EEPROM operations.
Its memory subsystem includes 2 MB program flash with ECC, 64 KB FlexNVM for data flash/EEPROM emulation, 256 KB SRAM with ECC, and 4 KB FlexRAM usable as SRAM or EEPROM. Safety features include System MPU (crossbar-level memory protection), CRC module, WDOG/EWM watchdogs, and ISO 26262 ASIL-B capable design targeting automotive functional safety compliance.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Voltage Range | 2.7 V to 5.5 V - Supports direct connection to automotive 12 V battery rails with standard DC-DC regulation. |
| Operating Temperature | −40 °C to +125 °C - Qualified for under-hood automotive applications per M-grade specification. |
| CPU Core | Arm Cortex-M4F with FPU - Enables real-time motor control, sensor fusion, and floating-point math without external coprocessor. |
| Max Clock Frequency | 112 MHz (HSRUN mode), 80 MHz (RUN mode) - Higher HSRUN frequency enables time-critical tasks; RUN mode required for CSEc/EEPROM writes. |
| Flash / SRAM | 2 MB flash + 256 KB SRAM, both with ECC - Ensures data integrity in safety-critical firmware and runtime variables. |
| Security Engine | Cryptographic Services Engine (CSEc) - Implements SHE-compliant AES, SHA, RNG, and key management for secure boot and OTA updates. |
| Communication Peripherals | 3× FlexCAN (CAN-FD), 3× LPUART/LIN, 3× LPSPI, 2× LPI2C, FlexIO - Meets multi-bus requirements in modern vehicle E/E architectures. |
| Analog Interfaces | 2× 12-bit ADC (up to 32 channels each), 1× CMP with 8-bit DAC - Supports high-resolution current/voltage sensing and analog feedback loops. |
Pinout & Package
FS32K146HRT0MLQT is packaged in a 144-pin LQFP (16 × 16 mm, 0.5 mm pitch), RoHS-compliant, with thermal pad. Pinout conforms to S32K14x family layout; all I/O pins support interrupt capability and configurable pull-up/down.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA, VREFH | Power supply inputs | Separate digital/analog supplies enable noise isolation; VREFH must be ≤ VDDA + 0.1 V for ADC accuracy. |
| RESET_B | Active-low reset input | Asynchronous hardware reset with internal pull-up; compatible with external watchdog monitors (EWM). |
| SWD_CLK / SWD_DIO | Serial Wire Debug interface | Two-pin debug port supporting full JTAG/SWD functionality, trace, and flash programming without dedicated JTAG pins. |
| CAN0_TX / CAN0_RX | FlexCAN channel 0 differential pair | Supports CAN 2.0B and CAN-FD up to 5 Mbps; requires external transceiver and termination. |
| ADC0_SE0–ADC0_SE31 | Analog input channels | 32 single-ended inputs mapped across PORTA–PORTE; configurable sampling rate up to 1 MSPS per ADC module. |
| FLEXIO0_DATA0–FLEXIO0_DATA7 | FlexIO parallel data bus | Configurable as UART, SPI, I2C, PWM, or custom protocols - offloads CPU for peripheral emulation in resource-constrained designs. |
Key Features
| Feature | Design Value |
|---|---|
| HSRUN/RUN Power Modes | 112 MHz performance for latency-sensitive tasks; automatic mode switching enforced for CSEc/EEPROM access to prevent runtime errors. |
| System MPU (Crossbar-Level) | Enforces memory access rights per master (CPU, DMA, Ethernet), preventing unauthorized access - critical for ASIL-B partitioning. |
| ECC on Flash & SRAM | Detects and corrects single-bit errors, logs double-bit errors - eliminates silent data corruption in long-life automotive deployments. |
| FlexCAN with CAN-FD | Three independent CAN-FD controllers support mixed legacy/CAN-FD networks and higher bandwidth diagnostics (up to 5 Mbps). |
| FlexIO Module | 8-pin programmable interface emulates UART/I2C/SPI/PWM - reduces BOM cost by eliminating discrete protocol translators. |
| Real-Time Counter (RTC) | 32-bit counter with 32 kHz external clock input - maintains accurate timekeeping during deep-sleep modes (VLPS/VLPR) with <1 µA current draw. |
Applications
| Body Control Module (BCM) | Electric Power Steering (EPS) |
|---|---|
Use Scenario: Centralized control of door locks, lighting, wipers, and HVAC actuators in modern vehicle platforms. IC Role / Device Role / Timing Role: Main application MCU executing ASW-compliant firmware, managing LIN/CAN communication, and driving GPIO-based relays and drivers. Use Value: Integrated CSEc enables secure firmware updates; 144-pin LQFP provides sufficient I/O for multi-peripheral integration without FPGA assistance. |
Use Scenario: Real-time torque assist calculation, motor position feedback processing, and fail-safe torque limiting in steer-by-wire systems. IC Role / Device Role / Timing Role: Safety-critical controller running at 80 MHz RUN mode with lockstep monitoring, ADC sampling at 1 MSPS, and PWM generation at >20 kHz. Use Value: ECC-protected SRAM ensures integrity of control loop variables; System MPU isolates safety-critical code from non-safety partitions. |
| Battery Management System (BMS) | Chassis Domain Controller |
Use Scenario: Monitoring cell voltages, temperatures, and SOC/SOH estimation in 48 V mild-hybrid and EV traction battery packs. IC Role / Device Role / Timing Role: Analog acquisition hub interfacing with precision ADCs and isolated SPI sensors, communicating via CAN-FD to gateway ECUs. Use Value: Dual 12-bit ADCs with 32-channel multiplexing eliminate need for external analog front-ends; FlexIO handles isolated SPI bridge functions. |
Use Scenario: Aggregating signals from ABS, ESC, suspension sensors, and brake-by-wire actuators for coordinated chassis response. IC Role / Device Role / Timing Role: High-integrity domain controller with dual CAN-FD interfaces, LPIT timers for deterministic interrupt scheduling, and CRC acceleration for message validation. Use Value: 112 MHz HSRUN mode enables fast sensor fusion algorithms; CSEc secures calibration data and actuator command authentication. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar automotive MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| S32K144HRT0MLQT | 1 MB flash, 192 KB SRAM, 2× FlexCAN (1 with FD), no Ethernet/SAI | Limited memory and peripheral count - suitable for cost-optimized BCM or gateway nodes without CAN-FD routing. | Select when full 2 MB flash and triple CAN-FD are unnecessary; retains same 144-pin LQFP footprint and software compatibility. |
| S32K148HRT0MLQT | 2 MB flash, 384 KB SRAM, 10/100 Mbps Ethernet MAC + 2× SAI, 3× FlexCAN (all with FD) | Supports time-sensitive networking (TSN) and audio streaming - used in central compute and ADAS domain gateways. | Choose when Ethernet IEEE 1588 timestamping or multi-channel audio I/O is required; shares identical pinout and power profile. |
Compared with FS32K146HRT0MLQT, S32K144HRT0MLQT reduces memory and CAN-FD channels for cost-sensitive nodes, while S32K148HRT0MLQT adds Ethernet and SAI for high-bandwidth domain controllers - all maintain pin-to-pin compatibility and identical M-grade temperature rating.
Availability
FS32K146HRT0MLQT is available at Aetrix Electronics and suitable for automotive body electronics, battery management systems, and chassis control applications requiring stable component supply across extended product lifecycles.
Supply support for FS32K146HRT0MLQT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader focused on automotive, industrial, IoT, and communication infrastructure solutions, with deep expertise in functional safety and secure microcontrollers.
The S32K1xx family is designed specifically for automotive electronic control units (ECUs), emphasizing ASIL-B compliance, robust power management, and seamless integration into AUTOSAR-based software stacks - with FS32K146HRT0MLQT targeting mid-tier domain controllers.
FAQ
What is the maximum operating frequency of the FS32K146HRT0MLQT, and under what conditions?
The FS32K146HRT0MLQT operates at up to 112 MHz in HSRUN mode and 80 MHz in RUN mode. HSRUN mode is restricted: CSEc cryptographic operations and EEPROM writes/erases are prohibited and will trigger error flags. These functions require switching to RUN mode (80 MHz). The device's ambient temperature rating is −40 °C to +125 °C (M-grade), validated at ≤80 MHz for RUN mode operation.
Does the FS32K146HRT0MLQT support CAN-FD, and how many instances are available?
Yes, the FS32K146HRT0MLQT integrates three independent FlexCAN modules, all supporting CAN-FD (ISO 11898-1 CD) with data rates up to 5 Mbps. Each module supports flexible bit timing, message filtering, and hardware FIFOs. CAN-FD frames can coexist with classical CAN on the same bus, enabling phased migration in vehicle networks without replacing existing ECUs.
What safety and security features does the FS32K146HRT0MLQT provide for automotive use?
The FS32K146HRT0MLQT includes System MPU (crossbar-level memory protection), ECC on flash and SRAM, CRC acceleration, dual watchdogs (WDOG + EWM), and the Cryptographic Services Engine (CSEc) compliant with SHE v3.0. It is qualified for ISO 26262 ASIL-B development and supports secure boot, encrypted firmware updates, and key provisioning - all essential for automotive ECU certification.
Which package type and pin count does the FS32K146HRT0MLQT use?
The FS32K146HRT0MLQT uses a 144-pin LQFP package (16 mm × 16 mm, 0.5 mm pitch) with exposed thermal pad. This package is pin-to-pin compatible with other S32K14x devices in the same footprint, including S32K144HRT0MLQT and S32K148HRT0MLQT, enabling scalable hardware design across performance tiers.
Can the FS32K146HRT0MLQT execute CSEc operations while running at 112 MHz?
No. The FS32K146HRT0MLQT cannot execute CSEc (Cryptographic Services Engine) operations or EEPROM writes/erases while in HSRUN mode (112 MHz). Attempting such operations triggers error flags. The device must transition to RUN mode (80 MHz) before initiating CSEc commands or FlexNVM programming - a hardware-enforced constraint documented in the S32K1xx Data Sheet Rev. 15.
FS32K146HRT0MLQT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 144-LQFP
- Series:
- S32K
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M4F
- Core Size:
- 32-Bit Single-Core
- Speed:
- 80MHz
- Connectivity:
- CANbus, FlexIO, I2C, LINbus, SPI, UART/USART
- Peripherals:
- POR, PWM, WDT
- Number of I/O:
- 128
- Program Memory Size:
- 1MB (1M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 4K x 8
- RAM Size:
- 128K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 5.5V
- Data Converters:
- A/D 24x12b SAR; D/A1x8b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
FS32K146HRT0MLQT FAQ
1.How can I place an order for FS32K146HRT0MLQT through Aetrix?
Please submit a Request for Quotation (RFQ) for FS32K146HRT0MLQT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for FS32K146HRT0MLQT reliable?
The price and inventory of FS32K146HRT0MLQT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for FS32K146HRT0MLQT is usually 5 days.
3.What payment methods are accepted for FS32K146HRT0MLQT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for FS32K146HRT0MLQT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for FS32K146HRT0MLQT?
FS32K146HRT0MLQT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your FS32K146HRT0MLQT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for FS32K146HRT0MLQT?
For technical support, including FS32K146HRT0MLQT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your FS32K146HRT0MLQT requirements.
6.How does Aetrix verify that FS32K146HRT0MLQT is sourced from the original manufacturer or authorized distributors?
All FS32K146HRT0MLQT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that FS32K146HRT0MLQT meets industry standards.
7.What is the process for return or replacement of FS32K146HRT0MLQT?
All FS32K146HRT0MLQT units undergo pre-shipment inspection (PSI). If there is an issue with FS32K146HRT0MLQT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The FS32K146HRT0MLQT part is unused and in its original packaging.
Return procedure for FS32K146HRT0MLQT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
FS32K146HRT0MLQT Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

