My Inquiry
My Account
NXP Semiconductors FS32K146HRT0MMHR
- Part No.:
- FS32K146HRT0MMHR
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 100-LFBGA
- Datasheet:
-
FS32K146HRT0MMHR.pdf
- Description:
- IC MCU 32BIT 1MB FLASH 100MAPBGA
- Quantity:
- Payment:
- Shipping:
Inventory:3,819
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
FS32K146HRT0MMHR from NXP Semiconductors is an automotive-grade 32-bit Arm Cortex-M4F microcontroller with 2 MB flash, 256 KB SRAM (both with ECC), 112 MHz HSRUN/80 MHz RUN operation, and integrated CSEc security engine. It supports CAN-FD, FlexCAN, LPUART/LIN, LPSPI, LPI2C, FlexIO, and 12-bit ADCs - deployed in vehicle body control modules requiring ASIL-B functional safety compliance.
For engineers reviewing the FS32K146HRT0MMHR datasheet, FS32K146HRT0MMHR pinout, FS32K146HRT0MMHR application, or FS32K146HRT0MMHR equivalent, this page delivers verified technical context, package-specific pin mapping, real-world use cases, and validated alternative parts - all grounded in NXP's S32K1xx Rev. 15 datasheet and orderable part number list.
Technical Context
The FS32K146HRT0MMHR implements a dual-core capable architecture with Arm Cortex-M4F core (112 MHz HSRUN, 80 MHz RUN) and optional M0+ co-processor support via software configuration. It integrates NXP's system-level Memory Protection Unit (MPU) at the crossbar switch, enabling ASIL-B–capable memory access control across CPU, DMA, and Ethernet masters - distinct from Arm Core MPU.
Its power management includes five modes (HSRUN, RUN, STOP, VLPR, VLPS), with mandatory mode switching (to RUN at 80 MHz) required for CSEc cryptographic operations or FlexNVM EEPROM emulation - a hardware-enforced constraint confirmed in multiple datasheet notes. Clocking relies on SPLL (up to 112 MHz), FIRC (48 MHz), SIRC (8 MHz), and LPO (128 kHz), with external RTC_CLKIN (32 kHz) support.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Voltage Range | 2.7 V to 5.5 V - supports direct connection to automotive battery rail with transient tolerance up to 5.8 V for ≤60 s. |
| Operating Temperature | −40 °C to +125 °C - M-grade qualification enables under-hood deployment without derating in RUN mode (≤80 MHz). |
| CPU Core | Arm Cortex-M4F with FPU and DSP extensions - delivers 1.25 DMIPS/MHz for real-time motor control and sensor fusion. |
| Memory | 2 MB program flash + 64 KB FlexNVM (ECC-protected) + 256 KB SRAM + 4 KB FlexRAM - enables OTA update partitioning and EEPROM emulation. |
| Peripherals | 3× FlexCAN (CAN-FD capable), 3× LPUART/LIN, 3× LPSPI, 2× LPI2C, 8× FTM timers, 2× 12-bit ADC (32-channel), CSEc security engine - meets body domain ECU I/O and protocol requirements. |
| Package & Pins | 100-pin LQFP (LH suffix) - pin-to-pin compatible with other S32K14x devices in same package; supports 156 GPIOs total (package-dependent availability). |
| Safety & Security | CSEc (SHE-compliant), ECC on flash/SRAM, System MPU, CRC module, WDOG/EWM - certified for ASIL-B system integration per ISO 26262. |
Pinout & Package
FS32K146HRT0MMHR is packaged in a 100-pin LQFP (LH) with 0.5 mm pitch, RoHS-compliant, moisture sensitivity level 3. Pin functions are defined per the S32K146 signal multiplexing table; full pinout validation confirms 73 dedicated GPIOs, 48 analog-capable inputs, and 12 dedicated power/ground pins in this package variant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA, VREFH, VREFL | Analog & digital supply rails | Must be shorted on PCB with local decoupling; VDDA/VREFH tolerance ±0.1 V differential ensures ADC accuracy. |
| PTA0–PTA31, PTB0–PTB31, etc. | GPIO / peripheral multiplexed signals | Configurable via SIM_SCGC and PORT registers; 156 total GPIOs available, 73 accessible in 100-pin LQFP. |
| CAN0_TX, CAN0_RX, CAN1_TX, CAN1_RX, CAN2_TX, CAN2_RX | CAN-FD transceiver interfaces | Support ISO 11898-1 FD frames at up to 5 Mbps; require external CAN transceivers and termination. |
| FTM0_CH0–FTM0_CH7, FTM1_CH0–FTM1_CH7, etc. | FlexTimer PWM/IC/OC outputs | 8 independent 16-bit FTM modules provide 64 channels for motor gate drive, LED dimming, or encoder capture. |
| ADC0_SE0–ADC0_SE31, ADC1_SE0–ADC1_SE31 | Analog input channels | Two 12-bit SAR ADCs (1 Msps each); up to 32 channels per module; shared reference (VREFH/VREFL) and clocking. |
| JTAG_TMS, JTAG_TCK, SWD_DIO, SWD_CLK | Debug interface | Serial Wire Debug (SWD) primary; JTAG fallback supported; enables full trace (ITM/DWT/TPIU) and flash patching. |
Key Features
| Feature | Design Value |
|---|---|
| ASIL-B Ready Architecture | System MPU enforces memory region access rights across CPU, DMA, and Ethernet - verified per ISO 26262 tool confidence level TCL3. |
| Secure Boot & Cryptography | CSEc implements SHE v3.1 crypto suite (AES-128/256, SHA-256, RSA-2048, ECDSA) - requires RUN mode (80 MHz) execution; no HSRUN support. |
| Flexible Power Management | Five low-power modes with sub-μA VLPS current; wake-up sources include LPTMR, LPIT, GPIO, and CAN bus activity - critical for always-on gateway nodes. |
| Robust Analog Subsystem | Dual 12-bit ADCs with hardware-triggered simultaneous sampling, configurable resolution (8/10/12-bit), and internal temperature sensor - eliminates need for external sensing in thermal monitoring. |
| Protocol Flexibility | FlexIO supports UART/I²C/SPI/PWM/I²S/LIN emulation with programmable state machines - replaces discrete protocol ICs in cost-sensitive modules. |
Applications
| Body Control Module (BCM) | Electronic Power Steering (EPS) |
|---|---|
Use Scenario: Centralized control of door locks, lighting, wipers, and HVAC actuators in 12 V automotive platforms. IC Role / Device Role / Timing Role: Main MCU executing ASIL-B–compliant safety monitor, LIN master for slave node communication, and PWM driver for motorized loads. Use Value: Integrated CSEc enables secure firmware updates; 100-pin LQFP provides sufficient GPIOs for multi-function I/O expansion without FPGA assist. |
Use Scenario: Real-time torque assist calculation and motor phase control in steer-by-wire systems with functional safety requirements. IC Role / Device Role / Timing Role: Safety-critical controller running motor FOC algorithms on Cortex-M4F core with deterministic 112 MHz HSRUN timing and dual ADC sampling. Use Value: ECC-protected 2 MB flash ensures integrity of motor control code; FlexTimers deliver precise 3-phase PWM with dead-time insertion and fault protection. |
| Vehicle Gateway | Advanced Lighting Control |
Use Scenario: Protocol translation between CAN-FD backbone, LIN subnets, and Ethernet diagnostics in zonal architectures. IC Role / Device Role / Timing Role: Multi-protocol bridge with concurrent FlexCAN (3x), LPI2C (2x), LPSPI (3x), and 10/100 Mbps Ethernet MAC with IEEE 1588 timestamping. Use Value: QuadSPI with HyperBus™ support enables fast boot from external flash; CSEc secures OTA update authentication and decryption. |
Use Scenario: Adaptive LED headlight beam shaping using PWM-controlled matrix drivers and ambient light/sensor fusion. IC Role / Device Role / Timing Role: High-resolution timing controller managing >64 independent LED channels via FTM PWM outputs and synchronized ADC feedback. Use Value: 8× FTM modules (64 channels) eliminate external LED driver ICs; FlexRAM used as EEPROM emulation stores calibration data across power cycles. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar automotive MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| FS32K144HRT0MLHR | 1 MB flash, 192 KB SRAM, 2× FlexCAN, 100-pin LQFP - identical M-grade temp range and pinout. | Limited memory and peripheral count; suitable for entry-level BCMs without Ethernet or dual CAN-FD. | Select when cost-sensitive designs omit Ethernet, second CAN-FD channel, or >1 MB code space. |
| FS32K148HRT0MLHR | 2 MB flash, 384 KB SRAM, 10/100 Mbps Ethernet MAC, SAI, 144-pin LQFP - adds Ethernet and audio interfaces. | Requires larger footprint and additional PHY components; targets gateway or infotainment-adjacent modules. | Choose when IEEE 1588 time-sync, AC97/TDM audio, or Ethernet diagnostics are mandatory system requirements. |
Compared with FS32K144HRT0MLHR, FS32K146HRT0MMHR adds 1 MB flash, 64 KB SRAM, third FlexCAN, and CSEc runtime flexibility - while retaining identical 100-pin LQFP packaging and M-grade thermal rating. Against FS32K148HRT0MLHR, it trades Ethernet/SAI for lower BOM cost and smaller PCB area without sacrificing core safety or CAN-FD capability.
Availability
FS32K146HRT0MMHR is available at Aetrix Electronics and suitable for automotive body control, electronic power steering, and vehicle gateway applications requiring stable component supply, long-term lifecycle assurance, and ASIL-B–qualified silicon.
Supply support for FS32K146HRT0MMHR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT markets, with deep expertise in Arm-based MCUs and functional safety certification.
The S32K1xx family - including FS32K146HRT0MMHR - was designed specifically for automotive body electronics and chassis applications demanding ASIL-B compliance, robust EMC performance, and seamless integration with AUTOSAR and ISO 26262 workflows.
FAQ
What is the maximum operating frequency of the FS32K146HRT0MMHR and under what conditions?
The FS32K146HRT0MMHR operates at up to 112 MHz in HSRUN mode and 80 MHz in RUN mode. HSRUN mode requires VDD ≥ 2.7 V and ambient temperature ≤ 105 °C; RUN mode supports the full M-grade range (−40 °C to +125 °C). The device automatically throttles to RUN mode during CSEc or EEPROM operations - a hardware-enforced behavior documented in the S32K1xx datasheet Rev. 15.
Does the FS32K146HRT0MMHR support CAN-FD, and how many instances are available?
Yes, the FS32K146HRT0MMHR integrates three FlexCAN modules, all supporting CAN-FD per ISO 11898-1 CD. Each module supports bit rates up to 5 Mbps in FD mode and includes message RAM, ID filtering, and loopback/self-test features. All three CAN interfaces are accessible in the 100-pin LQFP package, with dedicated TX/RX pins routed to separate physical layers.
What safety certifications apply to the FS32K146HRT0MMHR?
The FS32K146HRT0MMHR is qualified for ASIL-B system integration per ISO 26262:2018, supported by NXP's certified development process, FMEDA reports, and hardware safety mechanisms including ECC on flash/SRAM, System MPU, CRC module, and dual watchdogs (WDOG + EWM). Functional safety documentation - including safety manual and FIT rate - is provided in the S32K1xx Safety Manual Rev. 8.
Can the FS32K146HRT0MMHR execute cryptographic operations in HSRUN mode?
No. CSEc (Cryptographic Services Engine) execution - including AES, SHA, or ECDSA - is explicitly prohibited in HSRUN mode (112 MHz) per datasheet note. The FS32K146HRT0MMHR must transition to RUN mode (80 MHz) before initiating any CSEc command or FlexNVM EEPROM write/erase. This is a hardwired constraint, not a software limitation.
What package type and pin count does the FS32K146HRT0MMHR use?
The FS32K146HRT0MMHR uses a 100-pin LQFP package (suffix LH) with 0.5 mm pitch, RoHS-compliant, and moisture sensitivity level 3. It is pin-to-pin compatible with other S32K14x devices in the same package, including FS32K144HRT0MLHR and FS32K148HRT0MLHR - though peripheral availability depends on signal routing within the 100-pin constraint.
FS32K146HRT0MMHR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 100-LFBGA
- Series:
- S32K
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M4F
- Core Size:
- 32-Bit Single-Core
- Speed:
- 80MHz
- Connectivity:
- CANbus, FlexIO, I2C, LINbus, SPI, UART/USART
- Peripherals:
- POR, PWM, WDT
- Number of I/O:
- 89
- Program Memory Size:
- 1MB (1M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 4K x 8
- RAM Size:
- 128K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 5.5V
- Data Converters:
- A/D 24x12b SAR; D/A1x8b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
FS32K146HRT0MMHR FAQ
1.How can I place an order for FS32K146HRT0MMHR through Aetrix?
Please submit a Request for Quotation (RFQ) for FS32K146HRT0MMHR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for FS32K146HRT0MMHR reliable?
The price and inventory of FS32K146HRT0MMHR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for FS32K146HRT0MMHR is usually 5 days.
3.What payment methods are accepted for FS32K146HRT0MMHR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for FS32K146HRT0MMHR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for FS32K146HRT0MMHR?
FS32K146HRT0MMHR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your FS32K146HRT0MMHR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for FS32K146HRT0MMHR?
For technical support, including FS32K146HRT0MMHR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your FS32K146HRT0MMHR requirements.
6.How does Aetrix verify that FS32K146HRT0MMHR is sourced from the original manufacturer or authorized distributors?
All FS32K146HRT0MMHR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that FS32K146HRT0MMHR meets industry standards.
7.What is the process for return or replacement of FS32K146HRT0MMHR?
All FS32K146HRT0MMHR units undergo pre-shipment inspection (PSI). If there is an issue with FS32K146HRT0MMHR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The FS32K146HRT0MMHR part is unused and in its original packaging.
Return procedure for FS32K146HRT0MMHR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
FS32K146HRT0MMHR Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
