NXP Semiconductors FS32K146HRT0VLHT
- Part No.:
- FS32K146HRT0VLHT
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 64-LQFP
- Datasheet:
-
FS32K146HRT0VLHT.pdf
- Description:
- IC MCU 32BIT 1MB FLASH 64LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:4,427
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
FS32K146HRT0VLHT from NXP Semiconductors is an automotive-grade 32-bit Arm Cortex-M4F microcontroller with 2 MB flash, 256 KB SRAM (both with ECC), and dual 12-bit ADCs supporting up to 32 channels each. It operates at up to 112 MHz in HSRUN mode (−40 °C to +105 °C) and integrates FlexCAN with optional CAN-FD, LPUART/LIN, LPSPI, LPI2C, FlexIO, and CSEc cryptographic engine. It targets body control modules requiring ASIL-B functional safety compliance.
For engineers reviewing the FS32K146HRT0VLHT datasheet, FS32K146HRT0VLHT pinout, FS32K146HRT0VLHT application, or FS32K146HRT0VLHT equivalent, key selection considerations include its 100-pin LQFP package, HSRUN/RUN power mode switching requirement for CSEc/EEPROM operations, 156 GPIO capability, IEEE-1588 Ethernet readiness, and S32K1xx family-specific memory protection architecture using NXP's system MPU.
Technical Context
The FS32K146HRT0VLHT implements a dual-core capable architecture with Arm Cortex-M4F core (112 MHz HSRUN / 80 MHz RUN) and optional M0+ co-processor support per family spec, featuring integrated FPU, DSP extensions, and NVIC. Its clock system includes SOSC (4–40 MHz), FIRC (48 MHz), SIRC (8 MHz), LPO (128 kHz), and SPLL (up to 112 MHz), with dedicated TCLK (20 MHz) and SWD_CLK (25 MHz) domains.
Power management uses PMC-controlled modes-HSRUN, RUN, STOP, VLPR, VLPS-with strict operational constraints: CSEc execution and EEPROM write/erase are prohibited in HSRUN mode and require explicit transition to RUN mode (80 MHz). Memory subsystem includes ECC-protected 2 MB flash, 64 KB FlexNVM (with EEPROM emulation), 256 KB SRAM, 4 KB FlexRAM, and 4 KB code cache.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Voltage Range | 2.7 V to 5.5 V - Supports wide automotive battery input with brown-out immunity down to 2.7 V in all operating modes except PLL-engaged S32K148. |
| CPU Core | Arm Cortex-M4F - Enables real-time signal processing, floating-point math, and deterministic interrupt handling for motor control and sensor fusion. |
| Max Clock Frequency | 112 MHz (HSRUN mode) - Delivers 140 DMIPS performance but requires mode switch to 80 MHz RUN for security/EEPROM operations. |
| Flash / SRAM | 2 MB program flash + 256 KB SRAM, both with ECC - Ensures data integrity in safety-critical automotive applications per ISO 26262 ASIL-B requirements. |
| ADC | Two 12-bit SAR ADCs, up to 32 inputs each - Provides high-resolution analog sensing for multi-sensor body electronics like seat position, HVAC, and lighting. |
| Communication | 3× FlexCAN (CAN-FD capable), 3× LPUART/LIN, 3× LPSPI, 2× LPI2C, FlexIO - Enables mixed-protocol vehicle networking with low-power wake-on-message capability. |
| Security | Cryptographic Services Engine (CSEc) - Implements SHE-compliant AES, SHA, RNG, and key management for secure boot and firmware updates. |
| Package | 100-pin LQFP - Pin-to-pin compatible with other S32K14x devices in same package; supports standard PCB assembly and thermal dissipation up to 125 °C junction. |
Pinout & Package
FS32K146HRT0VLHT is housed in a 100-pin LQFP (Low-Profile Quad Flat Package) with 0.5 mm pitch, 14 × 14 mm body size, and exposed thermal pad. This RoHS-compliant package supports reflow soldering and provides mechanical robustness for automotive under-hood environments.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA, VREFH, VREFL | Power and reference supply rails | Separate analog/digital supplies enable noise isolation; VREFH must be ≤ VDDA + 0.1 V to maintain ADC accuracy. |
| RESET_B | Active-low reset input | Asynchronous reset assertion forces device into known state; internal pull-up ensures safe startup without external resistor. |
| SWD_CLK, SWD_IO | Serial Wire Debug interface | Enables non-intrusive debug, trace, and programming via ARM CoreSight-compatible tools; no JTAG pins required. |
| CAN0_TX, CAN0_RX | FlexCAN channel 0 differential I/O | Supports CAN 2.0B and CAN-FD protocols; requires external transceiver and termination for bus compliance. |
| LPUART0_RX, LPUART0_TX | Low-power UART channel 0 I/O | Operates in VLPR/VLPS modes; enables wake-on-break detection for ultra-low-power ECU sleep states. |
| ADC0_SE0–ADC0_SE31 | Analog input channels (Bank 0) | 32 single-ended inputs shared across two 12-bit ADC modules; configurable sample rate up to 1 MSPS per module. |
| GPIO[0]–GPIO[155] | General-purpose I/O with interrupt | 156 pins support programmable pull-up/down, slew rate control, and edge-triggered interrupts; multiplexed with peripheral functions. |
Key Features
| Feature | Design Value |
|---|---|
| ASIL-B Ready Architecture | NXP's system MPU enforces memory access rights per crossbar master (Core, DMA, Ethernet), enabling partitioned safety-critical software without Arm Core MPU. |
| Flexible Power Management | Five distinct power modes (HSRUN/RUN/STOP/VLPR/VLPS) with configurable clock gating-enables <1 µA stop-current and sub-10 µA VLPS current for battery-sensitive modules. |
| Secure Boot & Firmware Updates | CSEc implements SHE-compliant AES-128/256, SHA-256, and true RNG-supports authenticated boot images and encrypted OTA update payloads. |
| High-Resolution Timing | Eight 16-bit FlexTimer modules (64 total PWM/IC/OC channels), LPIT (4-channel 32-bit timer), PDB, and RTC-enables precise motor phase control and time-synced sensor sampling. |
| Peripheral Emulation | FlexIO supports UART, SPI, I2C, I2S, LIN, and PWM protocol emulation on 8 configurable pins-reduces BOM cost by replacing discrete interface ICs. |
| Robust Analog Interface | Dual 12-bit ADCs with hardware trigger synchronization, window compare, and DMA-accelerated data transfer-eliminates CPU overhead in closed-loop control loops. |
Applications
| Body Control Module (BCM) | Advanced Lighting Control |
|---|---|
Use Scenario: Centralized control of door locks, windows, mirrors, interior/exterior lighting, and climate actuators in modern vehicles. IC Role / Device Role / Timing Role: Main application MCU executing ASIL-B compliant firmware, managing LIN/CAN communication with slave nodes, and performing real-time PWM dimming control. Use Value: 156 GPIOs support direct drive of relays and LEDs; FlexCAN with FD enables high-bandwidth diagnostics; CSEc secures OTA updates against tampering. |
Use Scenario: Adaptive front-lighting systems (AFS) and dynamic rear lighting with pixel-level brightness control and thermal derating. IC Role / Device Role / Timing Role: Timing-critical PWM generator and sensor hub interfacing ambient light, temperature, and camera-based position feedback. Use Value: Eight FlexTimer modules deliver synchronized multi-channel PWM with dead-time insertion; dual ADCs monitor LED forward voltage and thermal sensors simultaneously. |
| Electric Power Steering (EPS) Support MCU | Gateway Node for Domain Controller |
Use Scenario: Secondary controller monitoring torque sensor redundancy, motor phase current, and EPS motor temperature in safety-redundant architectures. IC Role / Device Role / Timing Role: Safety monitor MCU running independent diagnostic firmware, cross-checking primary EPS MCU outputs via SPI/CAN. Use Value: ECC-protected 2 MB flash stores certified diagnostic binaries; CSEc validates signature of primary MCU firmware before enabling actuation paths. |
Use Scenario: Low-latency bridging between high-speed Ethernet backbone (e.g., zonal architecture) and legacy CAN/LIN subnetworks. IC Role / Device Role / Timing Role: Protocol translation engine with IEEE-1588 timestamp alignment, buffering, and message filtering between domains. Use Value: Integrated 10/100 Mbps Ethernet MAC with hardware timestamping enables sub-microsecond time sync; FlexIO offloads UART-to-CAN protocol conversion. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar automotive microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| FS32K144HRT0VLHT | 1 MB flash, 192 KB SRAM, 128 GPIOs, single 12-bit ADC (32-channel), no Ethernet MAC | Suitable for cost-optimized BCMs without Ethernet or high-memory firmware needs | Select when full 2 MB flash and dual ADCs are unnecessary; retains identical pinout and peripheral set except Ethernet and memory size. |
| FS32K148HRT0VLHT | 2 MB flash, 384 KB SRAM, 156 GPIOs, dual 12-bit ADCs, 10/100 Mbps Ethernet MAC, dual SAI | Required for zonal gateway or ADAS sensor fusion where Ethernet backhaul and audio streaming are mandatory | Choose when IEEE-1588 Ethernet, AC97/TDM audio interfaces, or larger SRAM for buffer-intensive tasks are needed; shares same 100-pin LQFP footprint. |
Compared with FS32K144HRT0VLHT, the FS32K146HRT0VLHT adds 1 MB flash, 64 KB SRAM, and second ADC-critical for feature-rich BCMs-while avoiding the Ethernet overhead and cost of FS32K148HRT0VLHT unless domain gateway functionality is required.
Availability
FS32K146HRT0VLHT is available at Aetrix Electronics and suitable for body control modules, advanced lighting systems, electric power steering support units, and domain gateway nodes requiring stable component supply across automotive production lifecycles.
Supply support for FS32K146HRT0VLHT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT applications, with deep expertise in Arm-based MCUs and functional safety certification.
The S32K1xx product line delivers scalable, ASIL-B ready Arm Cortex-M microcontrollers optimized for automotive body electronics, chassis, and gateway applications-designed to simplify ISO 26262 compliance and reduce system-level safety validation effort.
FAQ
What is the maximum operating frequency of the FS32K146HRT0VLHT, and under what conditions is it valid?
The FS32K146HRT0VLHT achieves 112 MHz in HSRUN mode, validated across −40 °C to +105 °C ambient temperature. However, this frequency is incompatible with CSEc cryptographic operations or EEPROM writes/erases, which mandate a switch to 80 MHz RUN mode per NXP documentation. The device automatically asserts error flags if security or flash operations are attempted at 112 MHz.
Does the FS32K146HRT0VLHT support CAN-FD, and what configuration is required?
Yes, the FS32K146HRT0VLHT supports CAN-FD through its three FlexCAN modules, with at least one channel capable of FD operation per S32K1xx family specification. No additional silicon configuration is needed-CAN-FD is enabled via register settings in the FlexCAN controller; external CAN-FD transceivers and proper bus termination remain mandatory for physical layer compliance.
How does the memory protection unit (MPU) in the FS32K146HRT0VLHT differ from Arm's core MPU?
The FS32K146HRT0VLHT implements NXP's system MPU-not Arm's core MPU-located at the crossbar switch level. It enforces memory access rights for all masters (CPU, DMA, Ethernet), unlike Arm's core MPU which monitors only CPU-initiated accesses. This architecture enables broader safety partitioning across peripherals and is explicitly designed to meet ASIL-B requirements in automotive systems.
What are the thermal limits for the FS32K146HRT0VLHT in HSRUN versus RUN mode?
In HSRUN mode, the FS32K146HRT0VLHT is rated for −40 °C to +105 °C ambient temperature with a maximum junction temperature of 125 °C. In RUN mode, ambient extends to +125 °C with junction limit of 135 °C. These distinctions are enforced by hardware; exceeding ambient limits in HSRUN mode triggers thermal shutdown to prevent permanent damage.
Can the FS32K146HRT0VLHT execute secure boot from internal flash, and how is authenticity verified?
Yes, the FS32K146HRT0VLHT supports secure boot from internal flash using its Cryptographic Services Engine (CSEc). Authenticity is verified via SHA-256 hash comparison and AES-128 decryption of signed firmware images stored in protected flash regions. The CSEc performs root-of-trust validation before releasing the core from reset, ensuring only cryptographically signed code executes.
FS32K146HRT0VLHT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 64-LQFP
- Series:
- S32K
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M4F
- Core Size:
- 32-Bit Single-Core
- Speed:
- 80MHz
- Connectivity:
- CANbus, FlexIO, I2C, LINbus, SPI, UART/USART
- Peripherals:
- POR, PWM, WDT
- Number of I/O:
- 58
- Program Memory Size:
- 1MB (1M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 4K x 8
- RAM Size:
- 128K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 5.5V
- Data Converters:
- A/D 24x12b SAR; D/A1x8b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
FS32K146HRT0VLHT FAQ
1.How can I place an order for FS32K146HRT0VLHT through Aetrix?
Please submit a Request for Quotation (RFQ) for FS32K146HRT0VLHT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for FS32K146HRT0VLHT reliable?
The price and inventory of FS32K146HRT0VLHT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for FS32K146HRT0VLHT is usually 5 days.
3.What payment methods are accepted for FS32K146HRT0VLHT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for FS32K146HRT0VLHT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for FS32K146HRT0VLHT?
FS32K146HRT0VLHT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your FS32K146HRT0VLHT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for FS32K146HRT0VLHT?
For technical support, including FS32K146HRT0VLHT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your FS32K146HRT0VLHT requirements.
6.How does Aetrix verify that FS32K146HRT0VLHT is sourced from the original manufacturer or authorized distributors?
All FS32K146HRT0VLHT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that FS32K146HRT0VLHT meets industry standards.
7.What is the process for return or replacement of FS32K146HRT0VLHT?
All FS32K146HRT0VLHT units undergo pre-shipment inspection (PSI). If there is an issue with FS32K146HRT0VLHT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The FS32K146HRT0VLHT part is unused and in its original packaging.
Return procedure for FS32K146HRT0VLHT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
FS32K146HRT0VLHT Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

