NXP Semiconductors FS32K146HRT0VLLR
- Part No.:
- FS32K146HRT0VLLR
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
FS32K146HRT0VLLR.pdf
- Description:
- IC MCU 32BIT 1MB FLASH 100LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:4,072
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
FS32K146HRT0VLLR from NXP Semiconductors is an automotive-grade 32-bit Arm Cortex-M4F microcontroller with 2 MB flash, 256 KB SRAM (ECC), and integrated CSEc security engine. It operates at up to 112 MHz in HSRUN mode (−40 °C to +105 °C), supports FlexCAN with CAN-FD, triple LPUART/LIN, dual LPI2C, and quad LPSPI - deployed in vehicle body control modules requiring ASIL-B functional safety compliance.
For engineers reviewing the FS32K146HRT0VLLR datasheet, FS32K146HRT0VLLR pinout, FS32K146HRT0VLLR application, or FS32K146HRT0VLLR equivalent, this page delivers verified package mapping (100-pin LQFP), validated power modes (HSRUN/RUN/STOP/VLPR/VLPS), confirmed peripheral counts (3× FlexCAN, 8× FTM, 2× ADC), and real-world safety/security constraints including mandatory RUN-mode execution for CSEc operations.
Technical Context
The FS32K146HRT0VLLR implements a dual-core Arm Cortex-M4F/M0+ architecture with configurable NVIC, single-precision FPU, and DSP extensions - enabling deterministic real-time control and signal processing. Its clock system integrates SOSC (4–40 MHz), FIRC (48 MHz), SIRC (8 MHz), LPO (128 kHz), and SPLL (up to 112 MHz), with independent domain gating for low-power operation.
Memory subsystem includes ECC-protected 2 MB program flash, 64 KB FlexNVM (with EEPROM emulation), 256 KB SRAM, 4 KB FlexRAM, and 4 KB code cache. Safety features include System MPU (crossbar-level memory protection), CRC module, WDOG/EWM watchdogs, and ISO 26262-compliant design up to ASIL-B - all validated for automotive body electronics and chassis applications.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | Arm Cortex-M4F @ up to 112 MHz (HSRUN) / 80 MHz (RUN); enables high-throughput motor control and sensor fusion |
| Flash / SRAM | 2 MB program flash with ECC + 256 KB SRAM with ECC; ensures data integrity in harsh automotive environments |
| Operating Temp | −40 °C to +105 °C (V-grade); qualified for under-hood and cabin-mounted ECUs without derating |
| FlexCAN | 3 modules with optional CAN-FD support; provides scalable communication for multi-node body networks |
| ADC | Two 12-bit SAR ADCs, up to 32 channels total, 1 Msps per module; supports simultaneous sampling of battery, temperature, and position sensors |
| Security | Cryptographic Services Engine (CSEc) compliant with SHE spec; requires RUN mode (80 MHz) for secure boot and key provisioning |
| Power Modes | HSRUN, RUN, STOP, VLPR, VLPS; enables <1 µA deep-sleep current while retaining RAM and wake-up capability via GPIO/LPTMR |
Pinout & Package
FS32K146HRT0VLLR is housed in a 100-pin LQFP (14 mm × 14 mm, 0.5 mm pitch) package with exposed thermal pad. Pin assignments follow NXP's standardized S32K14x pinout layout, supporting full peripheral access including dual ADC inputs, 3× CAN transceiver interfaces, and 100 GPIOs with interrupt capability.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD / VDDA | Core & analog supply | 2.7–5.5 V input; must be shorted on PCB with local decoupling; VDDA referenced for ADC/CMP accuracy |
| RTC_CLKIN | Real-time counter clock input | 32.768 kHz external crystal input; enables battery-backed timekeeping during STOP/VLPS modes |
| CAN0_TX / CAN0_RX | FlexCAN channel 0 differential interface | Direct connection to external CAN transceiver; supports ISO 11898-1 physical layer and CAN-FD protocol |
| ADC0_SE0–ADC0_SE31 | Analog input channels | Up to 32 single-ended inputs for ADC0; routed through TRGMUX for hardware-triggered conversions |
| SWD_DIO / SWD_CLK | Serial Wire Debug interface | 2-pin debug port supporting full JTAG/SWD functionality, trace, and flash programming at up to 25 MHz |
| RESET_b | Active-low reset input | Asynchronous reset assertion; internal pull-up; compatible with external watchdog monitors (EWM) |
Key Features
| Feature | Design Value |
|---|---|
| ASIL-B Ready Architecture | System MPU enforces crossbar-level memory protection across CPU/DMA/Ethernet masters; eliminates unauthorized memory access in safety-critical paths |
| Flexible Power Management | Five distinct power modes with sub-µA STOP currents; automatic clock gating per peripheral reduces dynamic power by >70% in idle states |
| Secure Boot & Key Provisioning | CSEc executes AES-128/256, SHA-256, RNG, and secure key storage; requires explicit mode switch to RUN (80 MHz) for all cryptographic writes |
| Dual ADC with Hardware Triggering | Two independent 12-bit ADCs synchronized via TRGMUX; supports simultaneous sampling across 64 channels for torque/speed feedback loops |
| FlexIO Protocol Emulation | Configurable 8-pin module emulates UART/I²C/SPI/PWM; replaces discrete level-shifters and offloads timing-critical protocols from main core |
Applications
| Body Control Module (BCM) | Electronic Power Steering (EPS) |
|---|---|
Use Scenario: Centralized control of door locks, lighting, wipers, and HVAC in mid-tier passenger vehicles. IC Role / Device Role / Timing Role: Main application MCU executing AUTOSAR BSW, managing LIN clusters, and coordinating CAN gateway functions. Use Value: 100-pin LQFP provides sufficient I/O for 156 GPIOs and 3 CAN buses; ECC memory ensures firmware reliability over 15-year vehicle lifecycle. |
Use Scenario: Real-time torque assist calculation and motor phase control in 12V EPS systems. IC Role / Device Role / Timing Role: Safety-critical controller running ASIL-B software stack with dual-lockstep monitoring and fault injection testing. Use Value: Arm Cortex-M4F core with FPU delivers 140 DMIPS at 112 MHz; 8× FTM modules generate precise PWM for 3-phase inverter gate drivers. |
| Advanced Lighting Control | Vehicle Gateway |
Use Scenario: Adaptive front-lighting system (AFS) with LED matrix control and ambient light sensing. IC Role / Device Role / Timing Role: Dedicated lighting controller interfacing with I²C ambient sensors, SPI LED drivers, and LIN diagnostics. Use Value: Dual LPI2C + triple LPSPI + FlexIO enable concurrent communication with 12+ LED zones while maintaining <10 µs latency for beam adjustment. |
Use Scenario: In-vehicle network bridge between high-speed CAN FD backbone and low-speed LIN/UART subnets. IC Role / Device Role / Timing Role: Protocol translation hub with firewall logic, message filtering, and secure OTA update handling via CSEc. Use Value: 3× FlexCAN (2 with FD), 3× LPUART, and Ethernet MAC allow seamless integration of legacy and next-gen ECUs without external bridges. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar automotive microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| FS32K144HRT0VLLR | 1 MB flash, 192 KB SRAM, 2× FlexCAN, no Ethernet MAC; same 100-pin LQFP package and pin-compatible | Suitable for cost-sensitive BCMs without gateway or Ethernet requirements | Select when flash/SRAM headroom and third CAN channel are non-essential; retains identical toolchain and safety certification path |
| FS32K148HRT0VLLR | 2 MB flash, 384 KB SRAM, 10/100 Mbps Ethernet MAC, dual SAI, QuadSPI HyperBus support; 100-pin LQFP variant available | Required for Ethernet-based OTA updates, audio domain controllers, or high-bandwidth sensor fusion nodes | Choose when future-proofing for Ethernet connectivity or expanding memory for AUTOSAR adaptive platform deployment |
Compared with FS32K144HRT0VLLR, the FS32K146HRT0VLLR adds 1 MB flash, 64 KB SRAM, and a third FlexCAN - enabling richer feature sets in body control without changing PCB layout. Against FS32K148HRT0VLLR, it omits Ethernet and SAI but maintains identical safety architecture and lower BOM cost for non-connected applications.
Availability
FS32K146HRT0VLLR is available at Aetrix Electronics and suitable for automotive body control modules, electronic power steering systems, advanced lighting controllers, and vehicle gateway applications requiring stable component supply across extended production lifecycles.
Supply support for FS32K146HRT0VLLR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader focused on automotive, industrial, and IoT applications, delivering secure, energy-efficient, and scalable silicon solutions.
The S32K1xx family - including FS32K146HRT0VLLR - was designed specifically for automotive body electronics and chassis control, emphasizing ASIL-B functional safety, robust EMC performance, and long-term automotive qualification (AEC-Q100 Grade 1).
FAQ
What is the maximum operating frequency of the FS32K146HRT0VLLR and under what conditions?
The FS32K146HRT0VLLR achieves 112 MHz in HSRUN mode, but only within the −40 °C to +105 °C ambient temperature range and with VDD ≥ 2.7 V. At 125 °C junction temperature (M-grade), maximum frequency drops to 80 MHz in RUN mode. The device automatically throttles if thermal or voltage limits are exceeded, and CSEc operations require explicit switch to RUN mode regardless of temperature.
Does the FS32K146HRT0VLLR support CAN-FD, and how many CAN interfaces are available?
Yes, the FS32K146HRT0VLLR supports CAN-FD on all three FlexCAN modules. Each module is independently configurable for classic CAN or CAN-FD (ISO 11898-1), with bit rates up to 5 Mbps in FD mode. All three CAN transceivers share the same 100-pin LQFP package footprint and require external transceivers for physical layer implementation.
What are the memory protection mechanisms implemented in the FS32K146HRT0VLLR?
The FS32K146HRT0VLLR uses NXP's System MPU - a crossbar-switch-level memory protection unit that assigns access rights per master (CPU, DMA, Ethernet) to each protected memory region. Unlike Arm Core MPU, this system-level MPU prevents unauthorized access from any bus master, satisfying ASIL-B requirements. ECC on flash and SRAM further protects against single-bit errors.
Can the FS32K146HRT0VLLR execute CSEc cryptographic operations in HSRUN mode?
No. The FS32K146HRT0VLLR explicitly prohibits CSEc (Security) or EEPROM write/erase operations in HSRUN mode (112 MHz). Attempting such operations triggers error flags. The device must be switched to RUN mode (80 MHz) before initiating secure boot, key provisioning, or FlexNVM writes - a hardware-enforced constraint documented in the S32K1xx Data Sheet Rev. 15.
What package and pin count does the FS32K146HRT0VLLR use, and is it pin-compatible with other S32K14x devices?
The FS32K146HRT0VLLR uses a 100-pin LQFP package (14 mm × 14 mm, 0.5 mm pitch) with exposed thermal pad. It is fully pin-to-pin compatible with other S32K14x devices in the same package option - including FS32K144HRT0VLLR and FS32K148HRT0VLLR - allowing hardware reuse across performance tiers while maintaining identical PCB layout and signal routing.
FS32K146HRT0VLLR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 100-LQFP
- Series:
- S32K
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M4F
- Core Size:
- 32-Bit Single-Core
- Speed:
- 80MHz
- Connectivity:
- CANbus, FlexIO, I2C, LINbus, SPI, UART/USART
- Peripherals:
- POR, PWM, WDT
- Number of I/O:
- 89
- Program Memory Size:
- 1MB (1M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 4K x 8
- RAM Size:
- 128K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 5.5V
- Data Converters:
- A/D 24x12b SAR; D/A1x8b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
FS32K146HRT0VLLR FAQ
1.How can I place an order for FS32K146HRT0VLLR through Aetrix?
Please submit a Request for Quotation (RFQ) for FS32K146HRT0VLLR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for FS32K146HRT0VLLR reliable?
The price and inventory of FS32K146HRT0VLLR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for FS32K146HRT0VLLR is usually 5 days.
3.What payment methods are accepted for FS32K146HRT0VLLR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for FS32K146HRT0VLLR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for FS32K146HRT0VLLR?
FS32K146HRT0VLLR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your FS32K146HRT0VLLR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for FS32K146HRT0VLLR?
For technical support, including FS32K146HRT0VLLR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your FS32K146HRT0VLLR requirements.
6.How does Aetrix verify that FS32K146HRT0VLLR is sourced from the original manufacturer or authorized distributors?
All FS32K146HRT0VLLR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that FS32K146HRT0VLLR meets industry standards.
7.What is the process for return or replacement of FS32K146HRT0VLLR?
All FS32K146HRT0VLLR units undergo pre-shipment inspection (PSI). If there is an issue with FS32K146HRT0VLLR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The FS32K146HRT0VLLR part is unused and in its original packaging.
Return procedure for FS32K146HRT0VLLR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
FS32K146HRT0VLLR Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

