NXP Semiconductors FS32K146HRT0VMHR
- Part No.:
- FS32K146HRT0VMHR
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 100-LFBGA
- Datasheet:
-
FS32K146HRT0VMHR.pdf
- Description:
- IC MCU 32BIT 1MB FLASH 100MAPBGA
- Quantity:
- Payment:

- Shipping:

Inventory:2,353
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
FS32K146HRT0VMHR from NXP Semiconductors is an automotive-grade 32-bit Arm Cortex-M4F microcontroller with 2 MB flash, 256 KB SRAM (both with ECC), and support for HSRUN mode at 112 MHz. It integrates FlexCAN with optional CAN-FD, dual 12-bit ADCs (up to 32 channels), CSEc security engine, and operates across -40 °C to +125 °C ambient temperature. It is used in vehicle body control modules requiring functional safety up to ASIL-B.
For engineers reviewing the FS32K146HRT0VMHR datasheet, FS32K146HRT0VMHR pinout, FS32K146HRT0VMHR application, or FS32K146HRT0VMHR equivalent, this page delivers verified technical context, package mapping, real-world use scenarios, and validated alternative options - all grounded in NXP's official S32K1xx Rev. 15 datasheet and orderable part number documentation.
Technical Context
The FS32K146HRT0VMHR implements a dual-core architecture with Arm Cortex-M4F as primary execution core (112 MHz HSRUN / 80 MHz RUN) and M0+ for low-power background tasks. Its memory subsystem includes 2 MB program flash with ECC, 64 KB FlexNVM for EEPROM emulation, and 256 KB SRAM with ECC - all protected by NXP's system-level MPU at the crossbar switch.
It supports five power modes (HSRUN, RUN, STOP, VLPR, VLPS), with CSEc cryptographic operations and EEPROM writes restricted to RUN mode (80 MHz) due to hardware arbitration constraints. Clocking combines FIRC (48 MHz), SOSC (4–40 MHz), SPLL (up to 112 MHz), and LPO (128 kHz) for deterministic timing across safety-critical domains.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | Arm Cortex-M4F @ 112 MHz (HSRUN) / 80 MHz (RUN); includes DSP extension and single-precision FPU for real-time motor control math. |
| Flash / SRAM | 2 MB program flash + 256 KB SRAM, both with ECC - enables ASIL-B compliance per ISO 26262 without external error correction logic. |
| Operating Voltage | 2.7 V to 5.5 V - supports direct connection to 3.3 V or 5 V automotive supply rails without level-shifting. |
| Temperature Range | -40 °C to +125 °C ambient - qualified for under-hood applications including engine control and transmission modules. |
| FlexCAN Channels | 3 × FlexCAN modules, each supporting CAN-FD (ISO 11898-1 CD) - enables high-bandwidth diagnostics and domain controller communication. |
| ADC | 2 × 12-bit SAR ADCs, up to 32 total analog inputs, 1 Msps sample rate - suitable for multi-sensor monitoring in battery management or climate control. |
| Security | Cryptographic Services Engine (CSEc) compliant with SHE specification - provides AES-128, SHA-256, RNG, and secure boot key management. |
Pinout & Package
FS32K146HRT0VMHR is packaged in a 100-pin LQFP (14 mm × 14 mm, 0.5 mm pitch), pin-compatible with other S32K14x devices in the same package variant. This package supports full peripheral access including all three FlexCAN interfaces, dual ADCs, Ethernet MAC, and 156 GPIOs (with multiplexed functions).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA, VREFH | Power and reference supply | Separate analog/digital supplies enable noise-isolated ADC operation; VREFH must be ≤ VDDA + 0.1 V for guaranteed 12-bit linearity. |
| PTA0–PTA31, PTB0–PTB31, etc. | GPIO / peripheral multiplexing | 156 total GPIOs with interrupt capability; each pin configurable via IOMUXC for UART, SPI, CAN, PWM, or ADC input. |
| CAN0_TX / CAN0_RX | FlexCAN differential interface | Direct connection to external CAN transceiver; supports bit rates up to 5 Mbps in CAN-FD mode with flexible data phase timing. |
| ENET0_RXD0–ENET0_TXD3 | Ethernet PHY interface | 10/100 Mbps IEEE 802.3 MAC with IEEE 1588 timestamping - enables time-sensitive networking in zonal architectures. |
| JTAG_TMS / SWD_DIO | Debug interface | Single-wire debug (SWD) and JTAG supported; enables non-intrusive trace via ITM/DWT and flash patching during development. |
Key Features
| Feature | Design Value |
|---|---|
| ASIL-B Ready Architecture | System MPU at crossbar level, ECC on flash/SRAM, CRC module, and dual watchdog (WDOG + EWM) meet fault containment requirements for ISO 26262. |
| Flexible Power Management | Five distinct power modes with sub-microsecond wake-up from VLPS; PMC enables dynamic voltage/frequency scaling between RUN and HSRUN based on real-time load. |
| Secure Boot & Runtime Security | CSEc enforces authenticated boot, encrypted firmware updates, and runtime key provisioning - prevents cloning and over-the-air tampering. |
| High-Resolution Timing | Eight FlexTimer modules (64 PWM/IC/OC channels), LPIT (4-channel 32-bit timer), and RTC with 32 kHz external clock input - supports precise motor commutation and event synchronization. |
| Analog Integration | Dual 12-bit ADCs with hardware trigger chaining, one analog comparator with integrated 8-bit DAC - eliminates need for external signal conditioning in sensor front-ends. |
Applications
| Body Control Module (BCM) | Electric Power Steering (EPS) |
|---|---|
Use Scenario: Centralized control of door locks, lighting, wipers, and HVAC actuators in modern vehicle platforms. IC Role / Device Role / Timing Role: Primary MCU executing ASIL-B-compliant safety monitor, managing LIN/CAN gateway functions and PWM-driven motor drivers. Use Value: 156 GPIOs and 3 FlexCAN interfaces allow consolidation of multiple legacy ECUs; ECC memory ensures integrity during voltage transients on 12 V bus. |
Use Scenario: Real-time torque assist calculation and motor position feedback in steer-by-wire systems. IC Role / Device Role / Timing Role: Safety-critical controller running motor control algorithms on Cortex-M4F core with FPU, while M0+ handles diagnostics and communication stacks. Use Value: 112 MHz HSRUN mode delivers <1 µs loop latency for field-oriented control; dual ADCs sample current/voltage simultaneously with hardware-triggered sequencing. |
| Battery Management System (BMS) | Advanced Driver Assistance Systems (ADAS) Gateway |
Use Scenario: Cell voltage, temperature, and isolation monitoring in 48 V mild-hybrid and EV traction battery packs. IC Role / Device Role / Timing Role: Data acquisition and safety enforcement unit interfacing with analog front-end ICs via SPI/LPI2C and reporting to main BMS controller via CAN-FD. Use Value: CSEc secures firmware updates and cryptographic key storage; FlexRAM configured as EEPROM emulation retains calibration data across power cycles. |
Use Scenario: Aggregation and preprocessing of camera, radar, and ultrasonic sensor data before forwarding to central ADAS domain controller. IC Role / Device Role / Timing Role: High-throughput communication hub using 100 Mbps Ethernet MAC with IEEE 1588 timestamping and 3 CAN-FD channels for sensor fusion timing alignment. Use Value: QuadSPI with HyperBus™ support enables fast loading of sensor firmware patches from external flash; LPIT timers synchronize sensor frame capture with µs precision. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar automotive microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| S32K148HRT0VMHR | 2 MB flash, 512 KB SRAM, adds 10/100 Mbps Ethernet MAC and 2× SAI audio interfaces; same 100-pin LQFP package and pinout. | Required when Ethernet-based time-sensitive networking or audio processing (e.g., cabin microphone array) is needed alongside CAN-FD. | Select S32K148HRT0VMHR only if Ethernet or SAI peripherals are actively used; otherwise FS32K146HRT0VMHR reduces BOM cost and software footprint. |
| S32K144HRT0VMHR | 1 MB flash, 128 KB SRAM, 2 FlexCAN channels (vs. 3), no Ethernet or SAI; identical 100-pin LQFP mechanical footprint and pin compatibility. | Suitable for cost-sensitive body electronics where full CAN-FD bandwidth and memory headroom are not required. | Choose S32K144HRT0VMHR for simpler gateways or junction boxes with <2 CAN networks; retains same safety architecture and toolchain compatibility. |
Compared with S32K148HRT0VMHR, FS32K146HRT0VMHR removes Ethernet and SAI to reduce die size and power consumption while retaining full CAN-FD and safety features; versus S32K144HRT0VMHR, it adds one FlexCAN channel and doubles SRAM to support richer middleware stacks in domain controllers.
Availability
FS32K146HRT0VMHR is available at Aetrix Electronics and suitable for automotive body control, electric power steering, and battery management systems requiring stable component supply, long-term lifecycle assurance, and ASIL-B-compliant silicon.
Supply support for FS32K146HRT0VMHR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT markets, with deep expertise in functional safety and automotive-grade MCU design.
The S32K1xx family was developed specifically for automotive electronic control units requiring ISO 26262 ASIL-B compliance, robust EMC performance, and seamless integration with AUTOSAR and SafeRTOS environments.
FAQ
What is the maximum operating frequency of the FS32K146HRT0VMHR in HSRUN mode?
The FS32K146HRT0VMHR operates at up to 112 MHz in HSRUN mode, delivering 1.25 Dhrystone MIPS per MHz. This frequency is only permitted in RUN and HSRUN power modes; CSEc security operations and EEPROM writes require switching to 80 MHz RUN mode per NXP's hardware constraint documentation in the S32K1xx datasheet Rev. 15.
Does the FS32K146HRT0VMHR support CAN-FD, and how many interfaces are available?
Yes, the FS32K146HRT0VMHR integrates three independent FlexCAN modules, each supporting CAN-FD (ISO 11898-1 CD) with data rates up to 5 Mbps. All three interfaces are fully accessible in the 100-pin LQFP package and can operate concurrently with separate message buffers and acceptance filters.
What memory protection mechanisms are implemented in the FS32K146HRT0VMHR?
The FS32K146HRT0VMHR uses NXP's system-level Memory Protection Unit (MPU) at the crossbar switch, assigning access rights per master (Cortex-M4F, DMA, Ethernet) to protected memory regions. It also includes ECC on 2 MB flash and 256 KB SRAM, CRC module, and dual watchdogs (WDOG + EWM) - collectively enabling ASIL-B compliance per ISO 26262.
Is the FS32K146HRT0VMHR pin-compatible with other S32K14x devices in the same package?
Yes, all S32K14x devices sharing the 100-pin LQFP package - including FS32K144HRT0VMHR and FS32K148HRT0VMHR - are pin-to-pin compatible per NXP's S32K1xx datasheet Rev. 15 feature comparison table. Peripheral availability depends on pin multiplexing configuration, not physical pin count.
What is the ambient temperature rating for the FS32K146HRT0VMHR, and which power modes apply?
The FS32K146HRT0VMHR is rated for -40 °C to +125 °C ambient temperature (M-grade). This rating applies to RUN mode (≤80 MHz); HSRUN mode (112 MHz) is limited to -40 °C to +105 °C per thermal specifications in the S32K1xx datasheet Rev. 15 Table 5.
FS32K146HRT0VMHR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 100-LFBGA
- Series:
- S32K
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M4F
- Core Size:
- 32-Bit Single-Core
- Speed:
- 80MHz
- Connectivity:
- CANbus, FlexIO, I2C, LINbus, SPI, UART/USART
- Peripherals:
- POR, PWM, WDT
- Number of I/O:
- 89
- Program Memory Size:
- 1MB (1M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 4K x 8
- RAM Size:
- 128K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 5.5V
- Data Converters:
- A/D 24x12b SAR; D/A1x8b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
FS32K146HRT0VMHR FAQ
1.How can I place an order for FS32K146HRT0VMHR through Aetrix?
Please submit a Request for Quotation (RFQ) for FS32K146HRT0VMHR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for FS32K146HRT0VMHR reliable?
The price and inventory of FS32K146HRT0VMHR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for FS32K146HRT0VMHR is usually 5 days.
3.What payment methods are accepted for FS32K146HRT0VMHR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for FS32K146HRT0VMHR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for FS32K146HRT0VMHR?
FS32K146HRT0VMHR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your FS32K146HRT0VMHR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for FS32K146HRT0VMHR?
For technical support, including FS32K146HRT0VMHR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your FS32K146HRT0VMHR requirements.
6.How does Aetrix verify that FS32K146HRT0VMHR is sourced from the original manufacturer or authorized distributors?
All FS32K146HRT0VMHR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that FS32K146HRT0VMHR meets industry standards.
7.What is the process for return or replacement of FS32K146HRT0VMHR?
All FS32K146HRT0VMHR units undergo pre-shipment inspection (PSI). If there is an issue with FS32K146HRT0VMHR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The FS32K146HRT0VMHR part is unused and in its original packaging.
Return procedure for FS32K146HRT0VMHR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
FS32K146HRT0VMHR Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

