NXP Semiconductors FS32K146HRT0VMHT
- Part No.:
- FS32K146HRT0VMHT
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 100-LFBGA
- Datasheet:
-
FS32K146HRT0VMHT.pdf
- Description:
- IC MCU 32BIT 1MB FLASH 100MAPBGA
- Quantity:
- Payment:

- Shipping:

Inventory:4,928
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
FS32K146HRT0VMHT from NXP Semiconductors is an automotive-grade Arm Cortex-M4F microcontroller designed for real-time control in safety-critical ECUs. It operates at up to 112 MHz (HSRUN mode), features 2 MB ECC-protected flash, 256 KB SRAM with ECC, and supports -40 °C to 125 °C ambient operation. It integrates FlexCAN with optional CAN-FD, LPUART/LIN, LPSPI, and CSEc cryptographic engine - deployed in body control modules and battery management systems.
For engineers reviewing the FS32K146HRT0VMHT datasheet, FS32K146HRT0VMHT pinout, FS32K146HRT0VMHT application, or FS32K146HRT0VMHT equivalent, key selection criteria include ASIL-B capable power modes (HSRUN/RUN/STOP/VLPR/VLPS), dual 12-bit ADCs with 32-channel support, FlexTimer channel count (up to 64), CSEc security execution constraints, and package-specific I/O availability (100-pin LQFP).
Technical Context
The FS32K146HRT0VMHT implements a dual-core-capable architecture with Arm Cortex-M4F core (Armv7, Thumb-2 ISA) and integrated DSP/FPU, enabling deterministic real-time signal processing. Its clock system includes SOSC (4–40 MHz), FIRC (48 MHz), SIRC (8 MHz), LPO (128 kHz), and SPLL supporting up to 112 MHz - with strict mode-dependent frequency limits: HSRUN mode disables CSEc and EEPROM operations, requiring switch to 80 MHz RUN mode for secure writes.
Power management relies on the PMC with five low-power modes and hardware-enforced memory protection via NXP's system MPU (not Arm Core MPU), which enforces access rights per master (Core, DMA, Ethernet) at the AXBS-Lite crossbar level. Analog subsystems include two 12-bit SAR ADCs (1 Msps), one CMP with 8-bit DAC, and dedicated TRGMUX for precise peripheral synchronization.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | Arm Cortex-M4F with single-precision FPU and DSP extensions - enables floating-point math and signal processing without external coprocessor |
| Max Clock Frequency | 112 MHz in HSRUN mode; 80 MHz in RUN mode - HSRUN disabled for CSEc/EEPROM operations, enforcing runtime mode switching |
| Flash Memory | 2 MB program flash with ECC - supports AEC-Q100 Grade 1 reliability and error detection/correction for automotive code storage |
| SRAM | 256 KB SRAM with ECC - protects runtime data integrity against single-bit errors in safety-critical applications |
| ADC | Two 12-bit SAR ADCs, up to 32 channels each - provides high-resolution sensor acquisition for motor control and battery monitoring |
| FlexCAN | Three FlexCAN modules, CAN-FD capable - enables high-bandwidth vehicle network communication with backward compatibility to classical CAN |
| Security Engine | Cryptographic Services Engine (CSEc) compliant with SHE specification - delivers AES-128, SHA-256, RNG, and secure boot without software overhead |
| Temperature Range | -40 °C to +125 °C ambient (M-grade) - qualified for under-hood automotive environments per AEC-Q100 Rev G |
Pinout & Package
FS32K146HRT0VMHT is packaged in a 100-pin LQFP (14 × 14 mm, 0.5 mm pitch) with exposed thermal pad. Pin assignments are defined in the S32K1xx Reference Manual IO Signal Description sheets; this package supports up to 81 GPIOs, 3x FlexCAN, 3x LPUART, 3x LPSPI, 2x LPI2C, 2x ADC modules, and all core debug interfaces (SWD/JTAG).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA, VREFH | Analog & digital supply rails | Must be shorted on PCB with local decoupling; VDDA/VREFH tolerance ±0.1 V vs VDD ensures ADC accuracy |
| RESET_B | Active-low reset input | Asynchronous reset with internal pull-up; requires external RC or watchdog assertion for safe ECU restart |
| SWD_CLK / SWD_IO | Serial Wire Debug interface | Two-pin debug port supporting full JTAG/SWD functionality, trace, and flash programming in all power modes |
| CAN0_TX / CAN0_RX | FlexCAN Channel 0 differential pair | Requires external CAN transceiver; supports bit rates up to 5 Mbps (CAN-FD) with flexible timing configuration |
| ADC0_SE0–ADC0_SE31 | Analog input channels (Bank 0) | 32 dedicated pins configurable as single-ended or differential inputs; shared with GPIO and other peripherals via multiplexing |
| FTM0_CH0–FTM0_CH7 | FlexTimer Module 0 outputs | Eight PWM/OC/IC-capable pins supporting motor gate drive, LED dimming, and encoder capture with dead-time insertion |
Key Features
| Feature | Design Value |
|---|---|
| ASIL-B Capable Power Modes | HSRUN, RUN, STOP, VLPR, VLPS with PMC-controlled entry/exit - enables functional safety compliance via controlled state transitions and voltage/frequency scaling |
| System MPU Protection | NXP's crossbar-level MPU assigns per-master (Core/DMA/Ethernet) access rights to memory regions - prevents unauthorized peripheral or memory access without Arm Core MPU dependency |
| QuadSPI with HyperBus™ | External memory interface supporting x4 DDR reads at up to 133 MHz - extends code/data space for OTA updates and logging without flash wear |
| FlexIO Programmable Peripherals | 8-pin module emulating UART, SPI, I2C, I2S, LIN, or PWM - eliminates need for external protocol translators in mixed-interface sensor hubs |
| Real-Time Safety Monitoring | Integrated WDOG, EWM, CRC, and ECC across flash/SRAM - detects and reports memory corruption, clock failure, or runaway code execution per ISO 26262 requirements |
| Low-Power Communication | LPUART/LPSPI/LPI2C with DMA and autonomous wake-from-STOP - maintains network connectivity while consuming <50 µA in VLPS mode |
Applications
| Body Control Module (BCM) | Electric Power Steering (EPS) |
|---|---|
Use Scenario: Centralized control of lighting, door locks, window lifts, and climate actuators in modern vehicle architectures. IC Role / Device Role / Timing Role: Primary MCU executing ASW-compliant application layer, managing CAN/LIN gateway functions, and coordinating PWM-driven motor drivers. Use Value: 80 MHz RUN mode ensures deterministic response to LIN slave requests; CSEc secures firmware updates; 2 MB flash accommodates multi-variant software images. |
Use Scenario: Real-time torque assist calculation and motor phase control in steer-by-wire and column-assist EPS systems. IC Role / Device Role / Timing Role: Safety-critical controller running RTOS with lockstep monitoring, sampling steering angle/speed sensors at 10 kHz via dual ADCs and driving 3-phase inverter via FTM PWM. Use Value: 112 MHz HSRUN mode enables sub-50 µs control loop execution; FlexTimer dead-time insertion prevents shoot-through; ECC SRAM guarantees position estimator integrity. |
| Battery Management System (BMS) | Advanced Driver Assistance Systems (ADAS) Sensor Hub |
Use Scenario: Cell voltage, temperature, and current monitoring in 12–48-cell EV battery packs with isolation and communication to main ECU. IC Role / Device Role / Timing Role: Dedicated BMS controller interfacing with analog front-end ICs via SPI, performing Coulomb counting, SOC/SOH estimation, and fault reporting over CAN-FD. Use Value: Two 12-bit ADCs acquire 32 cell voltages simultaneously; CSEc validates signed firmware patches; 256 KB ECC SRAM stores extended telemetry logs. |
Use Scenario: Aggregation and preprocessing of radar, camera, and ultrasonic sensor data before forwarding to central ADAS domain controller. IC Role / Device Role / Timing Role: Edge-processing node implementing time-synchronized sampling (via PDB triggers), FFT acceleration (using DSP), and packetized CAN-FD/Ethernet transport. Use Value: FlexIO emulates proprietary sensor protocols; QuadSPI loads neural network inference models from external flash; LPIT timers enable µs-accurate timestamping across sensors. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar automotive microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| S32K148HRT0VMHT | 2 MB flash, 256 KB SRAM, 100-pin LQFP, same M-grade temp; adds 10/100 Mbps Ethernet MAC and dual SAI audio interfaces | Required for Ethernet-based OTA or audio feedback in ADAS; unnecessary cost/complexity if only CAN/LIN needed | Select when IEEE 1588 time synchronization or AC97/TDM audio streaming is mandatory |
| S32K144HRT0VMHT | 1 MB flash, 192 KB SRAM, 100-pin LQFP, same M-grade temp; retains all peripherals except second ADC and one FlexTimer | Suitable for cost-sensitive BCM or gateway where 1 MB flash suffices and dual ADC not required | Choose for footprint-compatible migration path with reduced memory and simplified BOM |
Compared with FS32K146HRT0VMHT, S32K148HRT0VMHT adds Ethernet and audio interfaces at identical pinout and thermal rating, while S32K144HRT0VMHT reduces flash/SRAM and removes one ADC - both maintain full CAN-FD, CSEc, and ASIL-B power mode support for seamless integration into existing 100-pin LQFP layouts.
Availability
FS32K146HRT0VMHT is available at Aetrix Electronics and suitable for automotive body control, electric power steering, and battery management systems requiring stable component supply across extended product lifecycles and AEC-Q100-compliant manufacturing.
Supply support for FS32K146HRT0VMHT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader focused on automotive, industrial, and IoT applications, delivering secure, energy-efficient, and scalable silicon solutions backed by comprehensive software ecosystems.
The S32K1xx family is NXP's automotive-qualified Arm Cortex-M MCU platform targeting ASIL-B functional safety compliance, with FS32K146HRT0VMHT optimized for mid-tier real-time control in powertrain, chassis, and electrification systems.
FAQ
What is the maximum operating frequency of the FS32K146HRT0VMHT and under what conditions?
The FS32K146HRT0VMHT operates at up to 112 MHz in HSRUN mode, but this mode prohibits CSEc security operations and EEPROM writes/erases. For those functions, the device must switch to RUN mode at 80 MHz. The 112 MHz frequency is validated across -40 °C to +125 °C ambient and requires stable 2.7–5.5 V supply with proper decoupling per AN5032.
Does the FS32K146HRT0VMHT support CAN-FD, and how many instances are available?
Yes, the FS32K146HRT0VMHT integrates three FlexCAN modules, all supporting CAN-FD per ISO 11898-1 CD. Each module is independently configurable for classic CAN or CAN-FD frame formats, with programmable bit rates up to 5 Mbps in FD mode. All three are accessible in the 100-pin LQFP package used by FS32K146HRT0VMHT.
What memory protection mechanisms does the FS32K146HRT0VMHT implement for functional safety?
The FS32K146HRT0VMHT implements NXP's system MPU at the AXBS-Lite crossbar switch level - assigning per-master (CPU, DMA, Ethernet) access rights to memory regions. It also includes ECC on 2 MB flash and 256 KB SRAM, CRC module for data integrity checks, and internal/external watchdogs (WDOG/EWM). These features collectively support ASIL-B compliance per ISO 26262.
Can the FS32K146HRT0VMHT execute cryptographic operations while running at 112 MHz?
No. The FS32K146HRT0VMHT triggers error flags if CSEc (Cryptographic Services Engine) operations are attempted in HSRUN mode (112 MHz). To execute AES, SHA, or secure boot functions, the device must first transition to RUN mode (80 MHz). This restriction is hardware-enforced and documented in the S32K1xx Data Sheet Rev. 15.
What is the ADC resolution and channel count supported by the FS32K146HRT0VMHT?
The FS32K146HRT0VMHT includes two independent 12-bit SAR ADC modules, each supporting up to 32 analog input channels (64 total). Conversion rate is up to 1 Msps per module. Inputs are multiplexed with GPIO and other peripherals; full channel availability depends on pin assignment in the 100-pin LQFP package.
FS32K146HRT0VMHT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 100-LFBGA
- Series:
- S32K
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M4F
- Core Size:
- 32-Bit Single-Core
- Speed:
- 80MHz
- Connectivity:
- CANbus, FlexIO, I2C, LINbus, SPI, UART/USART
- Peripherals:
- POR, PWM, WDT
- Number of I/O:
- 89
- Program Memory Size:
- 1MB (1M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 4K x 8
- RAM Size:
- 128K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 5.5V
- Data Converters:
- A/D 24x12b SAR; D/A1x8b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
FS32K146HRT0VMHT FAQ
1.How can I place an order for FS32K146HRT0VMHT through Aetrix?
Please submit a Request for Quotation (RFQ) for FS32K146HRT0VMHT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for FS32K146HRT0VMHT reliable?
The price and inventory of FS32K146HRT0VMHT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for FS32K146HRT0VMHT is usually 5 days.
3.What payment methods are accepted for FS32K146HRT0VMHT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for FS32K146HRT0VMHT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for FS32K146HRT0VMHT?
FS32K146HRT0VMHT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your FS32K146HRT0VMHT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for FS32K146HRT0VMHT?
For technical support, including FS32K146HRT0VMHT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your FS32K146HRT0VMHT requirements.
6.How does Aetrix verify that FS32K146HRT0VMHT is sourced from the original manufacturer or authorized distributors?
All FS32K146HRT0VMHT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that FS32K146HRT0VMHT meets industry standards.
7.What is the process for return or replacement of FS32K146HRT0VMHT?
All FS32K146HRT0VMHT units undergo pre-shipment inspection (PSI). If there is an issue with FS32K146HRT0VMHT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The FS32K146HRT0VMHT part is unused and in its original packaging.
Return procedure for FS32K146HRT0VMHT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
FS32K146HRT0VMHT Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

