My Inquiry
My Account
NXP Semiconductors FS32K146UAT0VLHR
- Part No.:
- FS32K146UAT0VLHR
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 64-LQFP
- Datasheet:
-
FS32K146UAT0VLHR.pdf
- Description:
- IC MCU 32BIT 1MB FLASH 64LQFP
- Quantity:
- Payment:
- Shipping:
Inventory:3,376
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
FS32K146UAT0VLHR from NXP Semiconductors is an automotive-grade 32-bit Arm® Cortex-M4F microcontroller with 2 MB flash, 256 KB SRAM (both with ECC), and dual-core capability (M4F + M0+). It operates at up to 112 MHz in HSRUN mode, supports CAN-FD, FlexCAN, LPUART/LIN, LPSPI, LPI2C, and integrates CSEc security engine and 12-bit ADCs. It targets body control modules and gateway ECUs requiring ASIL-B compliance.
For engineers reviewing the FS32K146UAT0VLHR datasheet, FS32K146UAT0VLHR pinout, FS32K146UAT0VLHR application, or FS32K146UAT0VLHR equivalent, key selection criteria include its -40 °C to 105 °C ambient rating (V-grade), 100-pin LQFP package, 156 GPIOs, integrated safety mechanisms (MPU, CRC, WDOG, EWM), and mandatory RUN-mode execution for CSEc/EEPROM operations.
Technical Context
The FS32K146UAT0VLHR implements a dual-core architecture with Arm Cortex-M4F (primary) and Cortex-M0+ (auxiliary), sharing AXBS-Lite crossbar and system-level MPU for memory protection across masters. Its clock system includes SPLL (up to 112 MHz), FIRC (48 MHz), SIRC (8 MHz), and LPO (128 kHz), with configurable power modes (HSRUN, RUN, STOP, VLPR, VLPS).
It features two independent 12-bit ADCs (up to 32 channels each), eight FlexTimer modules (64 PWM/IC/OC channels), three FlexCAN controllers (CAN-FD capable), and FlexIO for protocol emulation. Security is enforced via CSEc (SHE-compliant), 128-bit UID, and ECC on flash/SRAM - all validated per ISO 26262 up to ASIL-B.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Voltage Range | 2.7 V to 5.5 V - Supports wide automotive battery voltage variation including cold-crank conditions. |
| Operating Temp | -40 °C to 105 °C - V-grade qualification enables under-hood deployment in body/gateway ECUs. |
| CPU Core | Arm Cortex-M4F + M0+ - Enables real-time control (M4F) with low-power background tasks (M0+). |
| Max Frequency | 112 MHz (HSRUN mode) - Delivers 140 DMIPS; requires switching to 80 MHz RUN mode for CSEc/EEPROM writes. |
| Memory | 2 MB flash (ECC), 256 KB SRAM (ECC), 64 KB FlexNVM - Enables robust code storage, data logging, and EEPROM emulation. |
| Peripherals | 3× FlexCAN (CAN-FD), 3× LPUART/LIN, 3× LPSPI, 2× LPI2C, 2× 12-bit ADC - Meets multi-bus vehicle network requirements. |
| Security | CSEc (SHE v1.1), 128-bit UID, System MPU, CRC - Provides hardware-rooted secure boot, key management, and memory isolation. |
| Package | 100-pin LQFP - Pin-compatible with other S32K14x devices in same package footprint; supports standard PCB assembly. |
Pinout & Package
FS32K146UAT0VLHR is housed in a 100-pin LQFP (14 mm × 14 mm, 0.5 mm pitch) package with exposed thermal pad. Pin assignments follow the S32K14x family pinout specification; I/O count reaches up to 156 depending on package variant - this 100-pin version provides 81 GPIOs with interrupt capability, plus dedicated pins for SOSC, RTC_CLKIN, SWD, CAN, UART, SPI, I2C, ADC, and FlexIO functions.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA, VREFH, VREFL | Power & reference supply | Separate analog/digital rails with tight differential tolerance (±0.1 V); require local decoupling per AN5032. |
| SWD_DIO, SWD_CLK | Debug interface | 2-pin Serial Wire Debug port supporting full JTAG/SWD functionality, trace, and breakpoint control. |
| CAN0_TX, CAN0_RX | FlexCAN channel 0 | Differential CAN-FD transceiver interface; supports ISO 11898-1 physical layer with bus fault protection. |
| LPUART0_RX, LPUART0_TX | Low-power UART channel 0 | Asynchronous serial interface with LIN 2.x support; retains operation in VLPR/VLPS modes. |
| ADC0_SE0–ADC0_SE31 | Analog input channels | 32 single-ended inputs for 12-bit SAR ADC0; shared with GPIOs and FlexIO pins - multiplexing controlled by SIM_SOPT7. |
| FTM0_CH0–FTM0_CH7 | FlexTimer module 0 outputs | 8-channel PWM/timer output bank; supports edge-aligned, center-aligned, and complementary PWM with dead-time insertion. |
Key Features
| Feature | Design Value |
|---|---|
| Dual-core execution | M4F handles real-time control and signal processing; M0+ manages low-power housekeeping - reduces software complexity and improves determinism. |
| ASIL-B safety architecture | System MPU enforces memory access rights per master (Core, DMA, Ethernet); CRC, WDOG, and EWM provide runtime fault detection and recovery. |
| CSEc cryptographic engine | Hardware-accelerated AES-128/256, SHA-256, RNG, and key vault - enables secure boot, OTA updates, and key provisioning without CPU overhead. |
| Flexible power management | Five power modes (HSRUN/RUN/STOP/VLPR/VLPS); clock gating per peripheral; LPTMR/LPIT enable precise wake-up timing from deep sleep. |
| QuadSPI with HyperBus™ | Supports external XIP flash up to 133 MHz; reduces boot time and offloads internal flash wear - critical for firmware update resilience. |
| FlexIO programmable interface | 8-pin module emulates UART, SPI, I2C, I2S, LIN, PWM, or custom protocols - eliminates need for external glue logic in mixed-interface systems. |
Applications
| Body Control Module (BCM) | Vehicle Gateway ECU |
|---|---|
Use Scenario: Centralized control of lighting, door locks, window lifts, and seat position in modern vehicles. IC Role / Device Role / Timing Role: Primary MCU executing ASIL-B-compliant control algorithms, managing LIN/CAN communication, and driving high-side/low-side switches. Use Value: 156 GPIOs and 3× FlexCAN enable direct connection to multiple LIN slaves and CAN subnets; ECC memory ensures functional safety integrity over 15-year vehicle life. |
Use Scenario: Aggregation and routing of messages between powertrain, chassis, infotainment, and ADAS domains. IC Role / Device Role / Timing Role: High-throughput message router with protocol translation (CAN-FD ↔ LIN ↔ Ethernet), firewalling, and secure OTA update handling. Use Value: Dual-core architecture isolates safety-critical routing (M4F) from non-critical diagnostics (M0+); CSEc secures firmware images and prevents unauthorized reprogramming. |
| Electric Power Steering (EPS) Support MCU | Advanced Lighting Control Unit |
Use Scenario: Secondary controller monitoring torque sensor signals, motor current feedback, and EPS motor driver status. IC Role / Device Role / Timing Role: Safety monitor MCU performing cross-checks against primary EPS controller; executes watchdog supervision and fault logging. Use Value: Independent LPTMR and LPIT provide deterministic wake-up for periodic health checks; CRC and ECC detect memory corruption before safety violation occurs. |
Use Scenario: Adaptive LED headlight control with pixel-level dimming, ambient light sensing, and camera-based glare detection. IC Role / Device Role / Timing Role: Real-time image preprocessor and PWM generator coordinating with vision processor; interfaces to ambient light sensor and camera via I2C/LPI2C. Use Value: Eight FlexTimer modules deliver synchronized, jitter-free PWM for up to 64 LED segments; 12-bit ADCs sample photodiode inputs at 1 MSPS for closed-loop brightness control. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar automotive microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| S32K144UAT0VLHR | 1 MB flash, 192 KB SRAM, 2× FlexCAN, 64-pin LQFP - lower memory and I/O count. | Suitable for cost-sensitive gateways or simpler BCMs with fewer bus nodes. | Select when full 2 MB flash and 3× FlexCAN are not required; offers identical V-grade temp range and pinout compatibility within 64-pin footprint. |
| S32K148UAT0VLHR | 2 MB flash, 384 KB SRAM, 10/100 Mbps Ethernet MAC, 2× SAI, 144-pin LQFP - adds networking and audio interfaces. | Required for domain controllers needing IEEE 1588 time-synchronized Ethernet or audio streaming. | Choose when Ethernet connectivity or multi-channel audio I/O is essential; shares same core, security, and safety architecture but larger package. |
Compared with S32K144UAT0VLHR, FS32K146UAT0VLHR delivers higher memory capacity and third FlexCAN channel for expanded network topology; versus S32K148UAT0VLHR, it omits Ethernet and SAI to reduce BOM cost and PCB area while retaining full CAN-FD and safety feature set.
Availability
FS32K146UAT0VLHR is available at Aetrix Electronics and suitable for automotive body electronics, gateway ECUs, and electric power steering support modules requiring stable component supply, long lifecycle commitment, and AEC-Q100 Grade 2 qualification.
Supply support for FS32K146UAT0VLHR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT applications, with deep expertise in Arm-based MCUs and functional safety certification.
The S32K1xx series was designed specifically for automotive electronic control units requiring ASIL-B compliance, robust security, and seamless integration into vehicle networks - FS32K146UAT0VLHR exemplifies this with its dual-core safety architecture and CAN-FD readiness.
FAQ
What is the maximum operating frequency of the FS32K146UAT0VLHR, and under what conditions?
The FS32K146UAT0VLHR achieves up to 112 MHz in HSRUN mode, delivering 140 DMIPS performance. However, CSEc security operations and EEPROM writes/erases are prohibited at this frequency and require switching to 80 MHz RUN mode. This restriction is enforced by hardware error flags to ensure deterministic execution during safety-critical memory operations - a design requirement verified in the S32K1xx Reference Manual.
Does the FS32K146UAT0VLHR support CAN-FD, and how many instances are available?
Yes, the FS32K146UAT0VLHR integrates three independent FlexCAN modules, all supporting CAN-FD (ISO 11898-1) with bit rates up to 5 Mbps in FD mode. Each module includes dedicated message buffers, FIFOs, and loopback/self-test capabilities - confirmed in the S32K1xx Data Sheet Rev. 15 feature comparison table and functional description.
What package type and pin count does the FS32K146UAT0VLHR use?
The FS32K146UAT0VLHR uses a 100-pin LQFP package (14 mm × 14 mm, 0.5 mm pitch) with exposed thermal pad. This matches the pinout definition for S32K14x devices in the 100-pin LQFP option, enabling drop-in compatibility with other members of the family such as S32K144 and S32K148 in the same footprint - per Figure 3 and ordering information in the datasheet.
How does the FS32K146UAT0VLHR implement functional safety per ISO 26262?
The FS32K146UAT0VLHR achieves ASIL-B compliance through hardware-enforced safety mechanisms: System MPU enforces memory access rights per master (Core, DMA), CRC module validates data integrity, dual watchdogs (WDOG + EWM) provide independent fault detection, and ECC protects flash/SRAM. These features are documented in the S32K1xx Data Sheet Section 1.1 and validated per ISO 26262 Part 5.
Is the FS32K146UAT0VLHR qualified for automotive temperature grade, and what is its range?
Yes, the FS32K146UAT0VLHR is V-grade qualified with an ambient operating temperature range of -40 °C to +105 °C, validated for HSRUN mode operation. Junction temperature is rated to 125 °C under these conditions - specified in Table 5 (Thermal Operating Characteristics) of the S32K1xx Data Sheet Rev. 15.
FS32K146UAT0VLHR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 64-LQFP
- Series:
- S32K
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M4F
- Core Size:
- 32-Bit Single-Core
- Speed:
- 112MHz
- Connectivity:
- CANbus, FlexIO, I2C, LINbus, SPI, UART/USART
- Peripherals:
- POR, PWM, WDT
- Number of I/O:
- 58
- Program Memory Size:
- 1MB (1M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 4K x 8
- RAM Size:
- 128K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 5.5V
- Data Converters:
- A/D 24x12b SAR; D/A1x8b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
FS32K146UAT0VLHR FAQ
1.How can I place an order for FS32K146UAT0VLHR through Aetrix?
Please submit a Request for Quotation (RFQ) for FS32K146UAT0VLHR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for FS32K146UAT0VLHR reliable?
The price and inventory of FS32K146UAT0VLHR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for FS32K146UAT0VLHR is usually 5 days.
3.What payment methods are accepted for FS32K146UAT0VLHR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for FS32K146UAT0VLHR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for FS32K146UAT0VLHR?
FS32K146UAT0VLHR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your FS32K146UAT0VLHR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for FS32K146UAT0VLHR?
For technical support, including FS32K146UAT0VLHR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your FS32K146UAT0VLHR requirements.
6.How does Aetrix verify that FS32K146UAT0VLHR is sourced from the original manufacturer or authorized distributors?
All FS32K146UAT0VLHR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that FS32K146UAT0VLHR meets industry standards.
7.What is the process for return or replacement of FS32K146UAT0VLHR?
All FS32K146UAT0VLHR units undergo pre-shipment inspection (PSI). If there is an issue with FS32K146UAT0VLHR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The FS32K146UAT0VLHR part is unused and in its original packaging.
Return procedure for FS32K146UAT0VLHR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
FS32K146UAT0VLHR Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
