NXP Semiconductors FS32K146UIT0VLLR
- Part No.:
- FS32K146UIT0VLLR
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
FS32K146UIT0VLLR.pdf
- Description:
- IC MCU 32BIT 1MB FLASH 100LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:4,845
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
FS32K146UIT0VLLR from NXP Semiconductors is an automotive-grade 32-bit Arm Cortex-M4F microcontroller with 2 MB flash, 256 KB SRAM (both with ECC), and dual-core safety support up to ASIL-B. It operates at 112 MHz in HSRUN mode or 80 MHz in RUN mode across -40 °C to +105 °C, and integrates CSEc security engine, FlexCAN with CAN-FD, and QuadSPI with HyperBus™ for vehicle body control and powertrain ECU applications.
For engineers reviewing the FS32K146UIT0VLLR datasheet, FS32K146UIT0VLLR pinout, FS32K146UIT0VLLR application, or FS32K146UIT0VLLR equivalent, key selection criteria include its 100-pin LQFP package, HSRUN/RUN dual-frequency operation, CSEc cryptographic acceleration, 156 GPIO capability, and ISO 26262-compliant safety architecture.
Technical Context
The FS32K146UIT0VLLR implements a dual-core Arm Cortex-M4F/M0+ architecture with configurable NVIC, single-precision FPU, and DSP extensions - enabling deterministic real-time control and signal processing. Its clock system includes SPLL (up to 112 MHz), FIRC (48 MHz), SIRC (8 MHz), and LPO (128 kHz), with flexible low-power mode transitions between HSRUN, RUN, STOP, VLPR, and VLPS.
Memory subsystem features ECC-protected 2 MB flash, 64 KB FlexNVM for EEPROM emulation, 256 KB SRAM, 4 KB FlexRAM, and 4 KB code cache. Safety mechanisms include System MPU (crossbar-level memory protection), CRC module, WDOG/EWM watchdogs, and hardware-based CSEc supporting SHE-compliant cryptographic operations.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M4F with FPU and DSP extensions - enables floating-point math and signal processing in motor control and sensor fusion. |
| Max Clock Frequency | 112 MHz (HSRUN mode) - delivers 140 DMIPS for high-speed real-time tasks; drops to 80 MHz during CSEc or EEPROM operations. |
| Flash Memory | 2 MB with ECC - supports robust firmware storage and over-the-air updates with error detection/correction in harsh automotive environments. |
| SRAM | 256 KB with ECC - provides large, fault-tolerant working memory for complex control algorithms and data buffering. |
| Operating Voltage | 2.7 V to 5.5 V - compatible with wide-range automotive battery systems including cold-crank and load-dump conditions. |
| Temperature Range | -40 °C to +105 °C (V-grade) - qualified for under-hood and body-control module deployment without derating. |
| Security Engine | Cryptographic Services Engine (CSEc) - implements AES-128/256, SHA-256, RNG, and secure boot per SHE specification. |
| Package | 100-pin LQFP (LL) - standard surface-mount footprint with 0.5 mm pitch, suitable for automated PCB assembly and thermal management. |
Pinout & Package
FS32K146UIT0VLLR is housed in a 100-pin LQFP (Low-Profile Quad Flat Package) with 0.5 mm pitch, exposing 156 GPIOs (multiplexed across pins), dedicated power/ground rails, and interface-specific signal groups including CAN, LIN, SPI, I2C, Ethernet, and QuadSPI.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA, VREFH | Analog & digital supply inputs | Separate but tightly coupled power domains ensure ADC accuracy and noise immunity; VDDA must be shorted to VDD on PCB. |
| RESET_B | Active-low reset input | Asynchronous reset with internal pull-up; accepts external reset supervisor or watchdog assertion. |
| SWD_CLK / SWD_IO | Serial Wire Debug interface | Two-pin debug port supporting full JTAG/SWD functionality, trace, and flash programming without dedicated JTAG pins. |
| CAN0_TX / CAN0_RX | FlexCAN channel 0 differential pair | Integrated CAN transceiver interface supporting ISO 11898-1 CAN-FD up to 5 Mbps with built-in bus protection. |
| ENET0_RXD0–3 / TXD0–3 | Ethernet MAC physical layer interface | 10/100 Mbps IEEE 802.3-compliant RMII/MII signals with IEEE 1588 timestamping for time-sensitive networking. |
| QSPI0_DQS / QSPI0_SCLK | QuadSPI HyperBus™ interface | High-speed external memory interface supporting up to 133 MHz DDR clock for XIP execution from external flash. |
Key Features
| Feature | Design Value |
|---|---|
| Dual Power Modes (HSRUN/RUN) | 112 MHz peak performance for compute-intensive tasks; automatic fallback to 80 MHz during security or EEPROM operations ensures functional safety compliance. |
| System MPU with Crossbar Protection | Hardware-enforced memory access control across all masters (CPU, DMA, Ethernet), preventing unauthorized peripheral or memory access in ASIL-B systems. |
| FlexCAN with CAN-FD Support | Three independent CAN modules with FD capability (up to 5 Mbps data phase) - enables high-bandwidth communication in modern ADAS and gateway ECUs. |
| FlexIO for Protocol Emulation | Programmable logic block supporting UART, I2C, SPI, I2S, LIN, and PWM waveforms - reduces BOM cost by eliminating external protocol bridge ICs. |
| QuadSPI with HyperBus™ | External memory interface supporting XIP execution and high-throughput data streaming - ideal for OTA update staging and logging buffers. |
| 12-bit Dual ADC with 32 Channels | Two independent 12-bit SAR ADCs sampling up to 1 MSPS each - supports simultaneous current/voltage sensing in motor drives and battery monitoring. |
Applications
| Body Control Module (BCM) | Electric Power Steering (EPS) |
|---|---|
Use Scenario: Centralized control of lighting, door locks, window lifts, and climate actuators in modern vehicles. IC Role / Device Role / Timing Role: Main MCU executing real-time CAN/LIN communication, PWM motor control, and diagnostic state machines. Use Value: 156 GPIOs enable direct drive of multiple solenoids and sensors; CSEc secures firmware updates and prevents unauthorized reprogramming. | Use Scenario: Closed-loop torque assist control with torque sensor feedback, motor current regulation, and fail-safe response. IC Role / Device Role / Timing Role: Safety-critical controller running ASIL-B software with dual-core lockstep monitoring and ECC memory. Use Value: 112 MHz HSRUN mode executes fast PID loops; FlexTimers generate precise 3-phase PWM with dead-time insertion and fault capture. |
| Vehicle Gateway | Battery Management System (BMS) |
Use Scenario: Protocol translation and message routing between CAN FD, LIN, Ethernet, and FlexRay domains in zonal architectures. IC Role / Device Role / Timing Role: High-throughput communication hub with concurrent multi-interface handling and firewall logic. Use Value: Three FlexCAN modules (all with FD), 10/100 Ethernet MAC, and QuadSPI for secure boot image storage meet gateway bandwidth and security requirements. | Use Scenario: Cell voltage, temperature, and current monitoring with balancing control and SOC/SOH estimation in 12S–16S packs. IC Role / Device Role / Timing Role: Data acquisition and algorithm engine interfacing to analog front-end via SPI and ADC, communicating over isolated CAN. Use Value: Dual 12-bit ADCs sample up to 64 channels simultaneously; ECC flash ensures integrity of calibration and safety-critical firmware. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar automotive microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| S32K144UFT0VLLR | 1 MB flash, 192 KB SRAM, no Ethernet MAC or SAI modules - lower memory and peripheral count. | Suitable for mid-tier BCM or junction box where Ethernet connectivity is unnecessary. | Select when cost-sensitive designs require reduced feature set without sacrificing CAN-FD, CSEc, or ASIL-B support. |
| S32K148UFT0VLLR | 2 MB flash, 384 KB SRAM, adds 10/100 Ethernet MAC, two SAI interfaces, and enhanced QuadSPI - higher integration level. | Required for advanced gateways or domain controllers needing audio streaming, TSN, or multi-gigabit backhaul. | Choose when future-proofing for Ethernet-based software-defined vehicle architectures or audio subsystem integration. |
Compared with FS32K146UIT0VLLR, the S32K144UFT0VLLR offers lower memory and no Ethernet for cost-constrained entry-level ECUs, while the S32K148UFT0VLLR adds Ethernet and SAI for high-end gateways - making FS32K146UIT0VLLR the optimal balance of performance, security, and interface breadth for mainstream automotive control units.
Availability
FS32K146UIT0VLLR is available at Aetrix Electronics and suitable for automotive body control, electric power steering, vehicle gateway, and battery management systems requiring stable component supply across extended product lifecycles.
Supply support for FS32K146UIT0VLLR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure, high-performance automotive, industrial, and IoT solutions with deep expertise in Arm-based microcontrollers and functional safety.
The S32K1xx family - including FS32K146UIT0VLLR - was designed specifically for ASIL-B automotive control applications, integrating safety mechanisms, security engines, and automotive-qualified peripherals into a scalable MCU platform.
FAQ
What is the maximum operating frequency of the FS32K146UIT0VLLR and under what conditions?
The FS32K146UIT0VLLR achieves 112 MHz in HSRUN mode for peak computational throughput, but must operate at 80 MHz in RUN mode when executing CSEc cryptographic functions or FlexNVM EEPROM writes/erases. This frequency restriction is enforced by hardware to maintain timing safety margins and prevent memory access conflicts during security operations.
Does the FS32K146UIT0VLLR support CAN-FD, and how many instances are available?
Yes, the FS32K146UIT0VLLR integrates three independent FlexCAN modules, each supporting CAN-FD per ISO 11898-1 with data rates up to 5 Mbps. All three CAN interfaces are fully functional in the 100-pin LQFP package and support loopback, self-test, and error confinement modes required for automotive diagnostics.
What safety certifications apply to the FS32K146UIT0VLLR?
The FS32K146UIT0VLLR is designed to support ISO 26262 ASIL-B compliance through integrated hardware safety features including ECC on flash and SRAM, System MPU with crossbar-level memory protection, dual watchdogs (WDOG and EWM), CRC accelerator, and lockstep-capable CPU configuration. NXP provides FMEDA reports and safety manuals to aid ASIL-B system integration.
How does the CSEc (Cryptographic Services Engine) function in the FS32K146UIT0VLLR?
The CSEc in FS32K146UIT0VLLR implements SHE-compliant cryptographic primitives including AES-128/256 encryption/decryption, SHA-256 hashing, true random number generation, and secure boot key management. It operates as a dedicated hardware accelerator, offloading crypto tasks from the main CPU while maintaining isolation from general-purpose memory space.
What package type and pin count does the FS32K146UIT0VLLR use?
The FS32K146UIT0VLLR uses a 100-pin LQFP (Low-Profile Quad Flat Package) with 0.5 mm pitch, designated by the "LL" suffix in its part number. This package exposes all core peripherals including three FlexCAN interfaces, QuadSPI, Ethernet MAC, dual ADCs, and 156 GPIOs multiplexed across available pins.
FS32K146UIT0VLLR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 100-LQFP
- Series:
- S32K
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M4F
- Core Size:
- 32-Bit Single-Core
- Speed:
- 112MHz
- Connectivity:
- CANbus, FlexIO, I2C, LINbus, SPI, UART/USART
- Peripherals:
- POR, PWM, WDT
- Number of I/O:
- 89
- Program Memory Size:
- 1MB (1M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 4K x 8
- RAM Size:
- 128K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 5.5V
- Data Converters:
- A/D 24x12b SAR; D/A1x8b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
FS32K146UIT0VLLR FAQ
1.How can I place an order for FS32K146UIT0VLLR through Aetrix?
Please submit a Request for Quotation (RFQ) for FS32K146UIT0VLLR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for FS32K146UIT0VLLR reliable?
The price and inventory of FS32K146UIT0VLLR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for FS32K146UIT0VLLR is usually 5 days.
3.What payment methods are accepted for FS32K146UIT0VLLR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for FS32K146UIT0VLLR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for FS32K146UIT0VLLR?
FS32K146UIT0VLLR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your FS32K146UIT0VLLR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for FS32K146UIT0VLLR?
For technical support, including FS32K146UIT0VLLR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your FS32K146UIT0VLLR requirements.
6.How does Aetrix verify that FS32K146UIT0VLLR is sourced from the original manufacturer or authorized distributors?
All FS32K146UIT0VLLR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that FS32K146UIT0VLLR meets industry standards.
7.What is the process for return or replacement of FS32K146UIT0VLLR?
All FS32K146UIT0VLLR units undergo pre-shipment inspection (PSI). If there is an issue with FS32K146UIT0VLLR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The FS32K146UIT0VLLR part is unused and in its original packaging.
Return procedure for FS32K146UIT0VLLR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
FS32K146UIT0VLLR Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

