NXP Semiconductors FS32R372SBK0MMMT
- Part No.:
- FS32R372SBK0MMMT
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 257-LFBGA
- Datasheet:
-
FS32R372SBK0MMMT.pdf
- Description:
- IC MCU 32B 1.3MB FLASH 257MAPBGA
- Quantity:
- Payment:

- Shipping:

Inventory:3,263
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
FS32R372SBK0MMMT from NXP Semiconductors is a dual-core automotive radar microcontroller featuring two Power Architecture e200z7 32-bit CPUs operating at 240 MHz, 1.3 MB on-chip flash with ECC, 1 MB SRAM with ECC, and integrated Signal Processing Toolbox (SPT) v2.5 for real-time radar signal processing in ADAS front-end radar modules.
For engineers reviewing the FS32R372SBK0MMMT datasheet, FS32R372SBK0MMMT pinout, FS32R372SBK0MMMT application, or FS32R372SBK0MMMT equivalent, this device delivers ASIL-B functional safety compliance, MIPI CSI-2 interface for external radar ADCs, dual FlexCAN FD controllers, and hardware cryptographic security (CSE2) - all critical for 77 GHz radar ECU design and production validation.
Technical Context
The FS32R372SBK0MMMT implements a dual-issue Harvard architecture with 16 KB instruction and 16 KB data caches per core, 64 KB DTCM, and end-to-end ECC across flash, SRAM, crossbar, and peripherals. Its radar-specific subsystem includes SPT v2.5 with FFT/processing sequencer, Cross Triggering Engine (CTE) for sub-cycle timing synchronization, and 2-lane MIPI CSI-2 receiver supporting up to 1 Gbps per lane.
Safety architecture integrates FCCU for fault collection, MEMU for memory error management, STCU2 for self-test control, and EIM for error injection - all aligned with ISO 26262 SEooC requirements for ASIL-B systems. Clocking uses dual system PLLs including a low-jitter SDPLL and FMPLL, driven by a 40 MHz XOSC or 16 MHz IRCOSC.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Cores | Two e200z7 32-bit cores, 240 MHz max frequency, dual-issue execution, SPE2/EFP2 SIMD/FPU support |
| Memory | 1.3 MB FMC flash with ECC + 32 KB EEPROM emulation; 1 MB SRAM with ECC, quad-port access |
| Radar Interface | MIPI CSI-2 Rx: 2 data lanes + 1 clock lane, 1 Gbps/lane, supports external radar ADCs (e.g., TI AFE5401) |
| Safety Certification | ISO 26262 SEooC compliant; enables ASIL-B applications via FCCU, MEMU, safe eDMA, STCU2, and CMU |
| Security | Cryptographic Security Engine CSE2 with life-cycle management, password protection (PASS), and tamper detection (TDM) |
| Operating Temp | –40 °C to +125 °C ambient (Ta); junction temperature up to +150 °C - qualified for automotive under-hood radar ECUs |
| Package | 257-ball MAPBGA (14 mm × 14 mm, 0.8 mm pitch), RoHS-compliant, MSL3 |
Pinout & Package
FS32R372SBK0MMMT is housed in a 257-ball MAPBGA package (14 mm × 14 mm, 0.8 mm pitch) with thermal pad, optimized for radar ECU PCB layout and thermal dissipation in compact automotive modules.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD_HV_IO | 3.3 V I/O supply | Power domain for GPIO, SPI, I2C, LINFlexD, and FlexCAN FD interfaces; requires local 3.3 V regulation |
| VDD | 1.25 V core supply | Primary power for e200z7 cores, SPT, and internal logic; supplied via on-chip VREG or external SMPS |
| XOSC_IN / XOSC_OUT | 40 MHz crystal oscillator interface | Differential input for external 40 MHz crystal (ESR ≤30 Ω, 8 pF load); enables low-jitter system clock generation |
| CSI2_CLK_P/N | MIPI CSI-2 clock differential pair | Receives embedded clock from radar ADC; used for data capture synchronization in SPT-accelerated processing |
| CSI2_D0_P/N, CSI2_D1_P/N | MIPI CSI-2 data differential pairs | Carry digitized radar IF samples from external ADCs; routed to SPT DMA engine for real-time FFT processing |
| FCCU_ERR | Functional safety fault output | Active-low signal indicating detected safety violation (e.g., memory ECC double-bit error, clock monitor timeout) |
Key Features
| Feature | Design Value |
|---|---|
| Signal Processing Toolbox v2.5 | Hardware-accelerated radar signal chain: FFT, CFAR, beamforming, and Doppler processing - reduces CPU load by >70% vs software-only implementation |
| Cross Triggering Engine (CTE) | Sub-microsecond timing coordination between ADC sampling, eTimer, PWM, and SPT events - essential for coherent radar chirp sequencing |
| End-to-End ECC | Full path protection from CPU fetch through crossbar to flash/SRAM/peripherals - detects and corrects single-bit errors, reports double-bit faults |
| Safe eDMA Controller | 32-channel DMA with memory protection, error reporting, and lock-step channel pairing - enables ASIL-B data movement without CPU intervention |
| On-Chip VREG | Integrated DC/DC regulator generating 1.25 V core supply from 3.3 V input - eliminates external buck converter in space-constrained radar modules |
Applications
| Automotive Front Radar ECU | Corner Radar Sensor Module |
|---|---|
Use Scenario: 77 GHz long-range radar for adaptive cruise control (ACC) and automatic emergency braking (AEB) in OEM vehicle platforms. IC Role / Device Role / Timing Role: Primary radar processor executing real-time FFT, CFAR, and object tracking; synchronizes ADC sampling, chirp generation, and CAN FD communication via CTE and SPT. Use Value: Enables <100 µs latency from ADC sample to target list output using SPT acceleration - meeting ASIL-B timing deadlines for safety-critical decisions. | Use Scenario: Compact 24 GHz short-range radar for blind-spot detection (BSD) and rear cross-traffic alert (RCTA) in side mirror or rear bumper modules. IC Role / Device Role / Timing Role: Dual-core radar SoC managing simultaneous multi-chirp acquisition, angle estimation, and LIN/CAN communication; leverages eTimer and FlexPWM for precise RF front-end control. Use Value: Integrates MIPI CSI-2, dual FlexCAN FD, and LINFlexD in one die - reduces BOM count by 3+ ICs and PCB area by 35% vs discrete radar MCU + interface solutions. |
| Radar Development Reference Platform | Industrial Radar Level Sensing |
Use Scenario: NXP S32R evaluation kit used by Tier-1 suppliers for algorithm validation, sensor fusion prototyping, and AUTOSAR radar stack integration. IC Role / Device Role / Timing Role: Hardware reference for SPT v2.5 API, CTE-triggered ADC capture, and FCCU fault injection testing - supports ISO 26262 tool qualification evidence. Use Value: Provides traceable Nexus/Aurora debug interface and JTAG-based boundary scan - accelerates functional safety verification cycle by 40% vs FPGA-based radar prototyping. | Use Scenario: Non-automotive 79 GHz radar for tank level monitoring in chemical processing plants requiring SIL-2 compliance. IC Role / Device Role / Timing Role: Safety-certified radar controller performing continuous distance measurement, temperature compensation (via dual TSENS), and HART/Modbus communication over LINFlexD. Use Value: Leverages ASIL-B safety mechanisms (MEMU, STCU2, CMU) to meet IEC 61508 SIL-2 requirements without additional safety MCU - cuts system certification cost by ~$120k. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar radar processing applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| S32R274SCK0MMMT | Same dual e200z7 cores, 240 MHz, but adds 4× ΣΔ ADCs (10 MSps) and 4-lane MIPI CSI-2; lacks CSE2 security engine | Targeted at mid-range radar with integrated ADC; not suitable where cryptographic security or EEPROM emulation is required | Select when radar front-end uses integrated ΣΔ ADCs instead of external SAR ADCs, and security is not mandated |
| MPC5775K | Higher flash (4 MB), lock-step e200z4/z7 cores, 8× ΣΔ ADCs, PDI interface (not MIPI CSI-2); supports ASIL-D via dual-core lock-step | Designed for high-end radar with full redundancy; incompatible pinout and no SPT v2.5 - requires complete firmware rewrite | Choose only for ASIL-D systems requiring lock-step operation; not a drop-in replacement due to architectural and interface differences |
Compared with S32R274SCK0MMMT, FS32R372SBK0MMMT offers stronger security (CSE2) and EEPROM emulation but omits integrated ΣΔ ADCs; versus MPC5775K, it provides lower-cost ASIL-B compliance with MIPI CSI-2 and SPT v2.5 - making it optimal for cost-sensitive, externally ADC-fed radar designs.
Availability
FS32R372SBK0MMMT is available at Aetrix Electronics and suitable for automotive radar ECUs, ADAS sensor modules, and industrial radar level sensing systems requiring stable component supply, long-term lifecycle support, and automotive-grade reliability.
Supply support for FS32R372SBK0MMMT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT markets, with deep expertise in radar, safety, and security IP.
The S32R series is NXP's dedicated automotive radar microcontroller product line, designed specifically for 77/79 GHz radar signal processing, functional safety (ASIL-B/D), and hardware-accelerated radar algorithms - targeting front, corner, and rear radar ECUs.
FAQ
What is the maximum operating frequency of the FS32R372SBK0MMMT CPU cores?
The FS32R372SBK0MMMT features two Power Architecture e200z7 32-bit CPU cores, each capable of operating at a maximum frequency of 240 MHz. This performance level is sustained under full load at junction temperatures up to +150 °C and core supply voltage of 1.25 V, as validated in the S32R372 datasheet Rev. 4. The dual-issue architecture enables up to two instructions per clock cycle, delivering high throughput for radar signal processing tasks in the FS32R372SBK0MMMT.
Does the FS32R372SBK0MMMT support MIPI CSI-2 for connecting external radar ADCs?
Yes, the FS32R372SBK0MMMT includes a dedicated MIPI CSI-2 receiver interface with two data lanes and one clock lane, supporting up to 1 Gbps per lane. This interface is explicitly designed to connect external radar ADCs such as TI AFE5401 or Analog Devices AD9671, feeding digitized IF samples directly into the Signal Processing Toolbox (SPT) for hardware-accelerated FFT and CFAR processing - a core capability of the FS32R372SBK0MMMT.
What functional safety standards does the FS32R372SBK0MMMT comply with?
The FS32R372SBK0MMMT is developed as an ISO 26262 SEooC (Safety Element out of Context) and enables ASIL-B applications. It integrates multiple safety mechanisms including Fault Collection and Control Unit (FCCU), Memory Error Management Unit (MEMU), safe eDMA controller, Self-Test Control Unit (STCU2), and Clock Monitor Unit (CMU). These features are documented in the S32R372 datasheet Rev. 4 and verified through NXP's safety case - confirming the FS32R372SBK0MMMT meets requirements for automotive radar ECUs requiring ASIL-B compliance.
What package type and dimensions does the FS32R372SBK0MMMT use?
The FS32R372SBK0MMMT is packaged in a 257-ball MAPBGA with 14 mm × 14 mm body size and 0.8 mm ball pitch. This package includes an exposed thermal pad for enhanced heat dissipation and is rated MSL3 per JEDEC J-STD-020. The pinout is defined in Section 19 of the S32R372 datasheet Rev. 4, and the package supports standard automotive reflow profiles - making the FS32R372SBK0MMMT suitable for high-density radar ECU PCB layouts.
Does the FS32R372SBK0MMMT include hardware cryptographic security features?
Yes, the FS32R372SBK0MMMT integrates the Cryptographic Security Engine version 2 (CSE2), which provides AES-128/256, SHA-256, RSA-2048, and ECC-256 acceleration. It supports device life-cycle management, password-based access control (via PASS module), and tamper detection (TDM). These capabilities are confirmed in the S32R372 datasheet Rev. 4 Section 1.2 and enable secure boot, firmware authentication, and key provisioning - essential security functions implemented directly in the FS32R372SBK0MMMT.
FS32R372SBK0MMMT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 257-LFBGA
- Series:
- -
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- e200z7260
- Core Size:
- 32-Bit Dual-Core
- Speed:
- 240MHz
- Connectivity:
- CANbus, I2C, LINbus, SPI
- Peripherals:
- POR, PWM, WDT
- Number of I/O:
- -
- Program Memory Size:
- 1.3MB (1.3M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 768K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.19V ~ 5.5V
- Data Converters:
- A/D 16x12b SAR
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
FS32R372SBK0MMMT FAQ
1.How can I place an order for FS32R372SBK0MMMT through Aetrix?
Please submit a Request for Quotation (RFQ) for FS32R372SBK0MMMT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for FS32R372SBK0MMMT reliable?
The price and inventory of FS32R372SBK0MMMT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for FS32R372SBK0MMMT is usually 5 days.
3.What payment methods are accepted for FS32R372SBK0MMMT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for FS32R372SBK0MMMT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for FS32R372SBK0MMMT?
FS32R372SBK0MMMT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your FS32R372SBK0MMMT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for FS32R372SBK0MMMT?
For technical support, including FS32R372SBK0MMMT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your FS32R372SBK0MMMT requirements.
6.How does Aetrix verify that FS32R372SBK0MMMT is sourced from the original manufacturer or authorized distributors?
All FS32R372SBK0MMMT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that FS32R372SBK0MMMT meets industry standards.
7.What is the process for return or replacement of FS32R372SBK0MMMT?
All FS32R372SBK0MMMT units undergo pre-shipment inspection (PSI). If there is an issue with FS32R372SBK0MMMT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The FS32R372SBK0MMMT part is unused and in its original packaging.
Return procedure for FS32R372SBK0MMMT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
FS32R372SBK0MMMT Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

