NXP Semiconductors FS32R372SEK0MMVT
- Part No.:
- FS32R372SEK0MMVT
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 141-LFBGA
- Datasheet:
-
FS32R372SEK0MMVT.pdf
- Description:
- IC MCU 32B 1.3MB FLASH 141MAPBGA
- Quantity:
- Payment:

- Shipping:

Inventory:4,838
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
FS32R372SEK0MMVT from NXP Semiconductors is a dual-core automotive radar microcontroller featuring two Power Architecture e200z7 32-bit CPUs running at 240 MHz, 1.3 MB on-chip flash with ECC, 1 MB SRAM with ECC, and integrated Signal Processing Toolbox (SPT) v2.5 for real-time radar signal processing in ADAS front-end modules.
For engineers reviewing the FS32R372SEK0MMVT datasheet, FS32R372SEK0MMVT pinout, FS32R372SEK0MMVT application, or FS32R372SEK0MMVT equivalent, this device delivers ASIL-B functional safety compliance, MIPI CSI-2 interface for external radar ADCs, dual FlexCAN FD controllers, and hardware cryptographic security (CSE2) - all in a 257-ball MAPBGA package rated for −40°C to +125°C ambient operation.
Technical Context
The FS32R372SEK0MMVT implements a dual-issue Harvard architecture with 16 KB instruction and 16 KB data caches per core, 64 KB DTCM, and end-to-end ECC across flash, SRAM, crossbar, and peripherals. Its radar-specific subsystem includes a dedicated SPT v2.5 accelerator, Cross Triggering Engine (CTE), and MIPI CSI-2 receiver supporting two data lanes at 1 Gbps/lane plus clock lane for synchronized acquisition from external radar ADCs.
Functional safety is enforced via FCCU, MEMU, STCU2, EIM, and dual-system FMPLL with low-jitter SDPLL; security is enabled by CSE2 with lifecycle management and PASS module. The chip integrates two 12-bit SAR ADCs (16-channel each), two temperature sensors, on-chip VREG DC/DC regulator, and supports boot via LIN/CAN through BAM.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Cores | Two e200z7 32-bit cores, 240 MHz max frequency, dual-issue, SPE2 + EFP2 SIMD/FPU |
| Memory | 1.3 MB code flash with ECC + 32 KB EEPROM emulation; 1 MB SRAM with ECC, quad-port access |
| Radar Interface | MIPI CSI-2 Rx: 2 data lanes @ 1 Gbps/lane + 1 clock lane; supports external radar ADCs |
| Safety Certification | ISO 26262 SEooC compliant; enables ASIL-B applications with FCCU, MEMU, safe eDMA, STCU2 |
| Security | Cryptographic Security Engine CSE2 with password & device security (PASS), tamper detection (TDM) |
| Communication | 2× FlexCAN FD (configurable buffers), 2× SPI, 2× I²C, 1× LINFlexD, Aurora/Nexus Class 3+ debug |
| Package & Temp | 257-ball MAPBGA (10 mm × 10 mm); operating ambient range −40°C to +125°C |
Pinout & Package
FS32R372SEK0MMVT is housed in a 257-ball MAPBGA package (10 mm × 10 mm, 0.65 mm pitch) with thermal pad. Pin functions are defined per the official NXP S32R372 pinout documentation (Rev. 4, Section 19), supporting dual-core memory coherency, MIPI CSI-2 differential signaling, and ASIL-B safety-critical signal routing.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD_HV_IO | 3.3 V I/O supply | Power domain for GPIO, PWM, and digital peripherals; supports 3.132–3.6 V operation |
| VDD | 1.25 V core supply | Regulated core voltage for e200z7 CPUs and SPT; monitored by LVD/HVD with trimmable thresholds |
| XOSC_IN / XOSC_OUT | 40 MHz crystal oscillator interface | Differential input for external 40 MHz crystal (ESR ≤30 Ω, 8 pF load); enables system PLL lock |
| CSI2_D0P / CSI2_D0N | MIPI CSI-2 Lane 0 differential pair | High-speed serial interface for radar ADC data; supports 1 Gbps/lane with DPHY compliance |
| CSI2_CLKP / CSI2_CLKN | MIPI CSI-2 clock differential pair | Synchronization reference for CSI-2 data lanes; required for deterministic timing in radar sampling |
| FCCU_ERR | Functional safety fault output | Open-drain signal indicating detected fault condition requiring system-level response per ASIL-B flow |
| JTAG_TCK / TMS / TDI / TDO | 4-pin JTAG debug interface | IEEE 1149.1-compliant boundary scan and core debug; supports Nexus Class 3+ trace via Aurora |
Key Features
| Feature | Design Value |
|---|---|
| Signal Processing Toolbox v2.5 | Hardware-accelerated FFT, CFAR, beamforming, and Doppler processing offloads CPU for real-time radar object detection |
| Cross Triggering Engine (CTE) | Sub-cycle timing precision for synchronizing ADC sampling, PWM generation, and SPT execution across radar signal chain |
| End-to-End ECC Protection | Single/double-bit error detection and correction across flash, SRAM, crossbar, and peripheral interfaces ensures data integrity in safety-critical paths |
| Safe eDMA Controller | 32-channel DMA with memory protection and fault reporting; supports scatter-gather transfers without CPU intervention for radar data pipelines |
| On-Chip VREG DC/DC Regulator | Integrated switching regulator generating 1.25 V core supply; eliminates need for external PMIC in compact radar ECU designs |
Applications
| Automotive Front Radar ECU | Corner Radar Sensor Module |
|---|---|
Use Scenario: 77 GHz front-facing radar for adaptive cruise control and automatic emergency braking in passenger vehicles. IC Role / Device Role / Timing Role: Primary radar processing SoC handling ADC data ingestion via MIPI CSI-2, real-time SPT-based FFT/CFAR, and CAN FD communication of object lists. Use Value: Enables <100 µs latency from RF sampling to object detection output using dedicated SPT v2.5 and CTE-synchronized timing. |
Use Scenario: Compact 24 GHz corner radar for blind-spot detection and rear cross-traffic alert in ADAS domain controllers. IC Role / Device Role / Timing Role: Dual-core radar processor managing two independent ADC streams, sensor fusion preprocessing, and LIN/CAN gateway functions. Use Value: Reduces BOM count by integrating VREG, dual SAR ADCs, and CSE2 security-eliminating discrete regulators and secure boot ICs. |
| Radar Development Reference Platform | Automotive Radar Calibration Tool |
Use Scenario: NXP-validated hardware platform for algorithm development and ISO 26262 tool qualification. IC Role / Device Role / Timing Role: Reference implementation of ASIL-B radar stack with traceable safety mechanisms (FCCU, MEMU, STCU2) and debug visibility via Nexus/Aurora. Use Value: Accelerates functional safety certification by providing pre-verified fault injection, memory BIST, and clock monitoring coverage. |
Use Scenario: Handheld calibration unit performing real-time phase alignment and gain compensation across multi-RX antenna arrays. IC Role / Device Role / Timing Role: High-precision timing controller using eTimer and STM modules to synchronize calibration pulses across distributed radar transceivers. Use Value: Achieves sub-nanosecond jitter on trigger outputs via low-jitter SDPLL and CTE, enabling ±0.1° beam pointing accuracy. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar radar processing applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| FS32R274MVKT | Same dual e200z7 cores, but adds 4× ΣΔ ADCs (10 MSps) and 4-lane MIPI CSI-2; larger 14 mm × 14 mm MAPBGA | Targeted at mid-range radar with higher-resolution ADC requirements and multi-channel beamforming | Select when needing native ΣΔ ADC support and expanded MIPI bandwidth beyond FS32R372SEK0MMVT's 2-lane limit |
| MPC5775K | Higher flash (4 MB), lock-step e200z4/z7 cores, 8× ΣΔ ADCs, FlexRay/Ethernet; supports ASIL-D via dual-core lockstep | Designed for high-end radar fusion ECUs requiring Ethernet AVB, FlexRay, and full ASIL-D decomposition | Choose only if ASIL-D decomposition, 10/100 Mbps Ethernet, or 8-channel ΣΔ ADC interface is mandatory |
Compared with FS32R372SEK0MMVT, FS32R274MVKT offers enhanced analog front-end capability for cost-sensitive mid-tier radar, while MPC5775K provides ASIL-D readiness and networking features at significantly higher complexity and footprint - making FS32R372SEK0MMVT the optimal balance of radar acceleration, safety, and compact 10 mm × 10 mm packaging.
Availability
FS32R372SEK0MMVT is available at Aetrix Electronics and suitable for automotive front radar ECUs, corner sensor modules, radar development platforms, and calibration tools requiring stable component supply under AEC-Q100 Grade 2 conditions.
Supply support for FS32R372SEK0MMVT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT applications, with deep expertise in radar processing and functional safety.
The S32R series is NXP's dedicated automotive radar MCU product line, designed specifically for real-time signal processing in 24/77 GHz radar systems - emphasizing low-latency SPT acceleration, ASIL-B/B decomposition, and integration of MIPI CSI-2, VREG, and CSE2.
FAQ
What is the maximum operating frequency of the FS32R372SEK0MMVT CPU cores?
The FS32R372SEK0MMVT integrates two Power Architecture e200z7 32-bit CPU cores, each capable of operating at a maximum frequency of 240 MHz. This performance level is sustained under full-load conditions at junction temperatures up to +150°C, as validated in the S32R372 Data Sheet Rev. 4. The dual-issue architecture allows up to two instructions per clock cycle, enhancing throughput for radar signal processing tasks executed on the FS32R372SEK0MMVT.
Does the FS32R372SEK0MMVT support MIPI CSI-2 for connecting external radar ADCs?
Yes, the FS32R372SEK0MMVT includes a dedicated MIPI CSI-2 receiver interface supporting two data lanes (CSI2_D0P/N, CSI2_D1P/N) and one clock lane (CSI2_CLKP/N), each capable of 1 Gbps. This interface is explicitly designed to connect external radar RX ADCs in automotive applications, as confirmed in Section 14 of the S32R372 Data Sheet. The FS32R372SEK0MMVT uses this interface for time-synchronized, high-bandwidth ingestion of digitized radar IF signals.
What functional safety features does the FS32R372SEK0MMVT provide for ASIL-B compliance?
The FS32R372SEK0MMVT implements multiple hardware safety mechanisms required for ASIL-B applications, including Fault Collection and Control Unit (FCCU), Memory Error Management Unit (MEMU), Self-Test Control Unit (STCU2), Error Injection Module (EIM), Clock Monitor Unit (CMU), and safe eDMA. End-to-end ECC protects flash, SRAM, crossbar, and peripherals. These features are documented in Sections 5 and 6 of the S32R372 Data Sheet and enable systematic fault detection and mitigation in the FS32R372SEK0MMVT.
What is the package type and thermal rating of the FS32R372SEK0MMVT?
The FS32R372SEK0MMVT is packaged in a 257-ball MAPBGA with a 10 mm × 10 mm body and 0.65 mm ball pitch, as specified in Section 16 of the S32R372 Data Sheet. It is rated for ambient operating temperatures from −40°C to +125°C (suffix 'M'), with maximum junction temperature of +150°C. This compact package supports high-density radar ECU layouts while maintaining thermal performance under continuous radar processing loads on the FS32R372SEK0MMVT.
How does the FS32R372SEK0MMVT handle cryptographic security and device lifecycle management?
The FS32R372SEK0MMVT integrates the Cryptographic Security Engine (CSE2) and Password and Device Security (PASS) module to support secure boot, key management, and lifecycle state transitions (e.g., secure provisioning, field updates, and decommissioning). CSE2 accelerates AES-128/256, SHA-256, RSA, and ECC operations. Tamper detection is implemented via the TDM module. These capabilities are detailed in Section 1.2 and Table 1 of the S32R372 Data Sheet and form the foundation of trusted execution on the FS32R372SEK0MMVT.
FS32R372SEK0MMVT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 141-LFBGA
- Series:
- -
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- e200z7260
- Core Size:
- 32-Bit Dual-Core
- Speed:
- 240MHz
- Connectivity:
- CANbus, I2C, LINbus, SPI
- Peripherals:
- POR, PWM, WDT
- Number of I/O:
- -
- Program Memory Size:
- 1.3MB (1.3M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 1M x 8
- Voltage - Supply (Vcc/Vdd):
- 1.19V ~ 5.5V
- Data Converters:
- A/D 16x12b SAR
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
FS32R372SEK0MMVT FAQ
1.How can I place an order for FS32R372SEK0MMVT through Aetrix?
Please submit a Request for Quotation (RFQ) for FS32R372SEK0MMVT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for FS32R372SEK0MMVT reliable?
The price and inventory of FS32R372SEK0MMVT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for FS32R372SEK0MMVT is usually 5 days.
3.What payment methods are accepted for FS32R372SEK0MMVT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for FS32R372SEK0MMVT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for FS32R372SEK0MMVT?
FS32R372SEK0MMVT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your FS32R372SEK0MMVT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for FS32R372SEK0MMVT?
For technical support, including FS32R372SEK0MMVT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your FS32R372SEK0MMVT requirements.
6.How does Aetrix verify that FS32R372SEK0MMVT is sourced from the original manufacturer or authorized distributors?
All FS32R372SEK0MMVT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that FS32R372SEK0MMVT meets industry standards.
7.What is the process for return or replacement of FS32R372SEK0MMVT?
All FS32R372SEK0MMVT units undergo pre-shipment inspection (PSI). If there is an issue with FS32R372SEK0MMVT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The FS32R372SEK0MMVT part is unused and in its original packaging.
Return procedure for FS32R372SEK0MMVT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
FS32R372SEK0MMVT Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

