My Inquiry
My Account
Texas Instruments FX006
- Part No.:
- FX006
- Manufacturer:
- Texas Instruments
- Package:
- -
- Datasheet:
-
FX006.pdf
- Description:
- IC REG
- Quantity:
- Payment:
- Shipping:
Inventory:4,420
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS51462 from Texas Instruments is a fully integrated synchronous step-down DC/DC converter with D-CAP+™ adaptive on-time control, 2-bit VID interface, and integrated high- and low-side FETs. It delivers up to 6 A output current, supports 3.3-V/5-V input, provides 0.675 V to 0.9 V output via VID codes, and operates at selectable 700 kHz or 1 MHz switching frequency. It is designed for Intel System Agent (SA) rail regulation in notebook/desktop platforms.
For engineers reviewing the TPS51462 datasheet, TPS51462 pinout, TPS51462 application, or TPS51462 equivalent, this page delivers verified technical context, validated pin functions, confirmed VID voltage setpoints, real-world non-droop configuration behavior, and precise thermal and protection thresholds - all aligned with SLUSAQ1 (December 2011) production data.
Technical Context
The TPS51462 implements D-CAP+™ mode using an internal current-sense amplifier (43–57 mV/A gain) and error amplifier (1 mS transconductance) to generate adaptive on-time pulses based on VOUT–VREF differential feedback. Its PWM comparator triggers on current feedback crossing the error voltage, not fixed ripple thresholds.
It supports two distinct operating modes via MODE pin resistor selection: 700 kHz (Mode 3 or 7) and 1 MHz (Mode 4 or 8), each paired with specific VID output voltages (e.g., Mode 4 = 1 MHz + 0.85 V). The device enforces non-droop regulation using COMP–VREF type-II compensation and includes dedicated 5-V analog (V5FILT) and gate-driver (V5DRV) supplies.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 3.3 V to 6.5 V - supports standard 3.3-V and 5-V system rails without external LDO pre-regulation. |
| Output Voltage Range | 0.675 V to 0.9 V - set by 2-bit VID (VID0/VID1) with four factory-defined levels per MODE setting. |
| Max Output Current | 6 A continuous - limited by valley overcurrent threshold (6.6 A typical) and thermal shutdown (125°C). |
| Switching Frequency | 700 kHz or 1 MHz - selected via MODE pin resistor; determines inductor size, efficiency trade-off, and EMI profile. |
| VREF Accuracy | 2.0 V ±1% - internal reference used for VID DAC and feedback loop; enables tight output voltage tolerance (±1.5%). |
| Soft-Start Control | Programmable via SLEW pin - 10 µA current source charges external capacitor to set startup/voltage-transition slew rate (e.g., 1 mV/µs with 10 nF). |
| Protection Features | OVP (120% × VSLEW), UVP (70% × VSLEW), thermal shutdown (125°C), and PGOOD with 3-ms startup delay and blanking during VID transitions. |
Pinout & Package
TPS51462 is housed in a 4 mm × 4 mm, 24-pin QFN package (RGE) with exposed thermal pad connected to PGND. Pin numbering follows standard QFN top-view layout with pin 1 at top-left corner.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VIN (Pins 3, 5, 6) | Power input supply | Drain connection of high-side FET; accepts 3.3-V/5-V input; requires local ceramic decoupling. |
| SW (Pins 7, 8, 9, 10, 11) | Switching node | Source of high-side FET / drain of low-side FET; connects directly to output inductor; high di/dt node. |
| PGND (Pins 12, 13, 14, 15, 16) | Power ground | Source terminal of low-side FET; must be low-inductance plane tied to thermal pad vias. |
| BST (Pin 17) | Bootstrap supply | Supplies gate driver for high-side FET; requires 0.1-µF ceramic capacitor to SW pin. |
| EN (Pin 18) | Enable control | Active-high logic input (VIH ≥ 0.8 V); pulls internal bias circuits into operation; initiates soft-start sequence. |
| MODE (Pin 19) | Frequency/VID mode select | Analog input setting switching frequency and VID voltage mapping via external resistor (e.g., 33 kΩ = 1 MHz + 0.85 V). |
| VOUT (Pin 20) | Output voltage monitor | Differential feedback input referenced to VSLEW; improves accuracy and reduces layout sensitivity vs. single-ended sensing. |
| COMP (Pin 21) | Compensation node | Connects to VREF via RC network for type-II compensation in non-droop configuration. |
| SLEW (Pin 22) | Voltage transition timing | 10 µA current source sets startup and VID-transition slew rate; external capacitor defines dV/dt (e.g., 10 nF → 1 mV/µs). |
| VREF (Pin 23) | Internal reference output | 2.0 V ±1% precision reference; powers VID DAC and serves as feedback reference; requires 0.22-µF bypass to GND. |
| GND (Pin 24) | Signal ground | Analog reference for VREF, COMP, SLEW; separate from PGND to minimize noise coupling into control loop. |
| VID0 / VID1 (Pins 1, 2) | 2-bit VID inputs | Set output voltage (e.g., VID0=0/VID1=1 → 0.80 V in Mode 8); require 1-kΩ pull-down resistors per Intel platform timing. |
| PGOOD (Pin 3) | Power-good indicator | Open-drain output asserted after 3-ms delay post-regulation; blanked during VID slewing; de-asserts on EN low or V5FILT UVLO. |
| V5DRV / V5FILT (Pins 4, 5) | 5-V auxiliary supplies | V5DRV powers gate drivers; V5FILT powers analog circuits; both monitored for UVLO (4.3 V threshold, 440 mV hysteresis). |
Key Features
| Feature | Design Value |
|---|---|
| D-CAP+™ Adaptive On-Time Control | Eliminates external compensation components in non-droop mode; achieves fast transient response (<10 µs UVP delay) and stable regulation across line/load/temp. |
| Integrated Dual-FET Power Stage | Reduces BOM count and PCB area; eliminates discrete MOSFET selection; supports 6-A continuous output with internal RDS(on) optimized for 5-V input. |
| Programmable VID Slew Rate | Enables compliant Intel SA rail sequencing (e.g., 0.9 V → 0.8 V in 900 µs with 10 nF on SLEW); prevents acoustic noise and inductor current overshoot. |
| Non-Droop Output Regulation | Maintains flat load regulation (±0.5% typical from 0–6 A) via COMP–VREF type-II compensation; meets tight DC tolerance requirements for processor SA rails. |
| Dual 5-V Supply Monitoring | Independent UVLO on V5DRV and V5FILT ensures robust gate drive and analog bias integrity; latches off converter if either drops below 4.3 V. |
Applications
| Intel System Agent Rail Regulation | Notebook CPU Core Power Sequencing |
|---|---|
|
Use Scenario: Regulating VCCSA rail in 2011–2013 Intel mobile/desktop platforms requiring dynamic VID transitions between 0.675 V and 0.9 V. IC Role / Device Role / Timing Role: Primary synchronous buck controller with integrated FETs, VID decoding, and slew-controlled voltage transitions. Use Value: Meets Intel's 900-µs VID transition window (Figure 6/7), supports non-droop flat load regulation, and integrates all power-stage and control functions in 4 mm × 4 mm footprint. |
Use Scenario: Delivering stable 0.85 V/0.80 V SA supply during cold boot and runtime VID toggling in ultrabook designs. IC Role / Device Role / Timing Role: Single-chip solution managing enable timing, soft-start ramp, PGOOD assertion, and VID slew under EN control. Use Value: Eliminates need for external VID DAC, slew-rate IC, and discrete power FETs; reduces total solution size by >35% versus discrete controller + DrMOS approach. |
| Low-Profile Embedded Computing | Industrial Edge Controller Power |
|
Use Scenario: Powering ARM-based SoC system agent rails in space-constrained embedded systems where 5-V input is available. IC Role / Device Role / Timing Role: High-efficiency step-down regulator with auto-skip mode for light-load operation and thermal shutdown for reliability. Use Value: Achieves >85% efficiency at 100 mA (Mode 4, VIN=5 V), supports -40°C to 85°C ambient, and maintains regulation during 2-A transient steps with <30-mV droop. |
Use Scenario: Providing tightly regulated 0.725 V supply to FPGA configuration logic in industrial programmable logic controllers. IC Role / Device Role / Timing Role: Precision voltage regulator with PGOOD monitoring, OVP/UVP protection, and traceable fault reporting via open-drain signal. Use Value: Ensures deterministic power-up sequence with 3-ms PGOOD delay and blanking during configuration voltage changes; supports long-term reliability with 125°C thermal shutdown. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar synchronous buck converter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS51461 | Same pinout and VID interface, but lacks V5DRV/V5FILT dual-supply monitoring and uses standard D-CAP (not D-CAP+™) control. | Supports basic SA rail but does not meet Intel's tighter transient or VID slew requirements for 2012/2013 LV/ULV processors. | Select TPS51461 only for cost-sensitive legacy designs where VID-on-the-fly and dual 5-V monitoring are unnecessary. |
| ISL95812 | 3-phase controller with external DrMOS support; no integrated FETs; requires external VID DAC and slew circuitry. | Targets higher-current (>15 A) SA rails; incompatible pinout and external component count increases PCB area and design complexity. | Choose ISL95812 only when scaling beyond 6 A or requiring multi-phase interleaving for thermal management. |
Compared with TPS51461, the TPS51462 adds D-CAP+™ for improved light-load stability and dual 5-V monitoring for enhanced fault coverage; compared with ISL95812, it trades scalability for integration density and simplified layout - making TPS51462 optimal for compact 6-A SA rail implementations.
Availability
TPS51462 is available at Aetrix Electronics and suitable for notebook/desktop computing, embedded Intel SA rail regulation, and industrial edge controller power applications requiring stable component supply, RoHS-compliant packaging, and full lifecycle support.
Supply support for TPS51462 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management ICs, with decades of expertise in high-efficiency DC/DC conversion and processor power delivery.
The TPS51462 belongs to TI's Intel-compatible System Agent power controller product line, engineered specifically to meet Intel VRD/IMVP specifications for voltage accuracy, VID transition timing, and protection robustness in mobile and desktop platforms.
FAQ
What is the maximum supported output current for the TPS51462?
The TPS51462 supports up to 6 A continuous output current, defined by its valley overcurrent limit of 6.6 A (typical) and thermal shutdown at 125°C. Derating is required above 85°C ambient; the device maintains regulation under 2-A transient steps with <30-mV droop when properly heatsinked via the thermal pad.
How does the MODE pin configure switching frequency and output voltage in the TPS51462?
The MODE pin on the TPS51462 accepts a resistor to set both switching frequency and VID voltage mapping: e.g., 33 kΩ selects 1 MHz + 0.85 V (VID0=0/VID1=1), while 22 kΩ selects 700 kHz + 0.80 V. Table 3 in SLUSAQ1 defines all four valid MODE configurations and their corresponding VID outputs.
Can the TPS51462 operate with a 3.3-V input supply?
Yes, the TPS51462 supports 3.3-V input per its recommended operating conditions (VIN min = –0.1 V, max = 6.5 V). Efficiency curves in Figures 8–11 confirm >80% efficiency at 3.3-V input across 0.1–10 A loads, though inductor selection must be re-optimized for lower VIN-to-VOUT ratios.
What is the purpose of the SLEW pin on the TPS51462, and how is it configured?
The SLEW pin on the TPS51462 controls startup and VID-transition slew rate via a 10 µA internal current source charging an external capacitor to GND. With a 10-nF capacitor, it achieves ~1 mV/µs slew, meeting Intel's 900-µs VID transition requirement and minimizing acoustic noise during voltage changes.
Does the TPS51462 support droop or non-droop output regulation?
The TPS51462 implements non-droop regulation exclusively, achieved through COMP–VREF type-II compensation. This yields flat load regulation (±0.5% typical from 0–6 A), which TI explicitly recommends for Intel System Agent rails where tight DC tolerance is mandatory - unlike droop-mode controllers used in CPU core VRMs.
FX006 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- *
- Package/Case:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- -
- Output Configuration:
- -
- Topology:
- -
- Output Type:
- -
- Number of Outputs:
- -
- Voltage - Input (Min):
- -
- Voltage - Input (Max):
- -
- Voltage - Output (Min/Fixed):
- -
- Voltage - Output (Max):
- -
- Current - Output:
- -
- Frequency - Switching:
- -
- Synchronous Rectifier:
- -
- Operating Temperature:
- -
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- -
- Supplier Device Package:
- -
FX006 FAQ
1.How can I place an order for FX006 through Aetrix?
Please submit a Request for Quotation (RFQ) for FX006 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for FX006 reliable?
The price and inventory of FX006 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for FX006 is usually 5 days.
3.What payment methods are accepted for FX006?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for FX006 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for FX006?
FX006 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your FX006 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for FX006?
For technical support, including FX006 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your FX006 requirements.
6.How does Aetrix verify that FX006 is sourced from the original manufacturer or authorized distributors?
All FX006 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that FX006 meets industry standards.
7.What is the process for return or replacement of FX006?
All FX006 units undergo pre-shipment inspection (PSI). If there is an issue with FX006, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The FX006 part is unused and in its original packaging.
Return procedure for FX006:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
FX006 Tags
-
TPS562201DDCR
Texas Instruments
-
MC34063ABD-TR
STMicroelectronics
-
TPS561201DDCR
Texas Instruments
-
MC33063ADR
Texas Instruments
-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments
-
AP3012KTR-G1
Diodes Incorporated
-
TLV61048DBVR
Texas Instruments
-
AZ34063UMTR-G1
Diodes Incorporated
-
TPS562200DDCR
Texas Instruments
-
AP62300TWU-7
Diodes Incorporated
-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
