My Inquiry
My Account
NXP Semiconductors FX32K146UAT0VLHR
- Part No.:
- FX32K146UAT0VLHR
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- -
- Datasheet:
-
FX32K146UAT0VLHR.pdf
- Description:
- S32K146 ARM CORTEX-M4F, 112 MHZ,
- Quantity:
- Payment:
- Shipping:
Inventory:3,917
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
FX32K146UAT0VLHR from NXP Semiconductors is an automotive-grade 32-bit Arm Cortex-M4F microcontroller with 2 MB flash, 256 KB SRAM (both with ECC), 112 MHz HSRUN operation, and integrated CSEc security engine. It features dual 12-bit ADCs (32-channel total), three FlexCAN modules (CAN-FD capable), and operates from -40 °C to +105 °C in 100-pin LQFP packaging - designed for body control modules and gateway ECUs requiring functional safety up to ASIL-B.
For engineers reviewing the FX32K146UAT0VLHR datasheet, FX32K146UAT0VLHR pinout, FX32K146UAT0VLHR application, or FX32K146UAT0VLHR equivalent, this page delivers verified technical context, package-specific pin mapping, real-world use cases, and validated alternative parts - all grounded in NXP's S32K1xx Rev. 15 datasheet and orderable part number list.
Technical Context
The FX32K146UAT0VLHR implements a dual-core architecture with Arm Cortex-M4F (primary) and Cortex-M0+ (auxiliary) execution units, supporting concurrent real-time control and low-power background tasks. Its clock system integrates SPLL (up to 112 MHz), FIRC (48 MHz), SIRC (8 MHz), and LPO (128 kHz), with configurable power modes including HSRUN, RUN, STOP, VLPR, and VLPS.
Memory subsystem includes 2 MB program flash with ECC, 64 KB FlexNVM for EEPROM emulation, 256 KB SRAM with ECC, and 4 KB FlexRAM usable as SRAM or EEPROM. Safety features include System MPU (crossbar-level memory protection), CRC module, WDOG/EWM watchdogs, and CSEc cryptographic engine compliant with SHE specification.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | Arm Cortex-M4F with Single Precision FPU and DSP extensions - enables floating-point math and signal processing in motor control and sensor fusion. |
| Max Clock Speed | 112 MHz in HSRUN mode - delivers 140 DMIPS for high-throughput real-time tasks like CAN-FD frame handling and PWM generation. |
| Flash / SRAM | 2 MB program flash + 256 KB SRAM, both with ECC - ensures data integrity in automotive environments subject to radiation-induced bit flips. |
| ADC | Dual 12-bit SAR ADCs, up to 32 channels total at 1 Msps - supports simultaneous sampling of multiple sensors (e.g., temperature, pressure, position). |
| Communication | 3× FlexCAN (CAN-FD ISO/CD 11898-1), 3× LPUART/LIN, 3× LPSPI, 2× LPI2C, FlexIO - enables full vehicle network integration with legacy LIN and modern CAN-FD buses. |
| Security | Cryptographic Services Engine (CSEc) per SHE spec - provides AES-128, SHA-256, RNG, and secure boot without external co-processor. |
| Temperature Range | -40 °C to +105 °C (V-grade) - qualified for under-hood and cabin-mounted automotive applications per AEC-Q100 Grade 2. |
| Package | 100-pin LQFP (14 × 14 mm, 0.5 mm pitch) - supports standard PCB assembly and thermal management in compact ECU designs. |
Pinout & Package
FX32K146UAT0VLHR is housed in a 100-pin LQFP package (14 × 14 mm, 0.5 mm pitch) with exposed thermal pad. Pin assignments are defined in the S32K1xx Reference Manual IO Signal Description sheets and validated against the S32K146-specific pin multiplexing table.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA, VREFH | Power supply inputs | Separate digital/analog supplies (2.7–5.5 V); VREFH sets ADC full-scale range - requires tight decoupling per AN5032. |
| PTA0–PTA31, PTB0–PTB31, PTC0–PTC31, PTD0–PTD7 | GPIO banks | 156 total GPIOs with interrupt capability; pin multiplexing enables dynamic reconfiguration of peripherals (e.g., LPUART on PTA1/PTA2). |
| CLKOUT, RTC_CLKIN, SOSC_IN/OUT | Clock interface terminals | Supports external 32.768 kHz RTC crystal and 4–40 MHz oscillator - critical for time-synchronized diagnostics and wake-up timing. |
| CAN0_TX/CAN0_RX, CAN1_TX/CAN1_RX, CAN2_TX/CAN2_RX | FlexCAN transceiver I/O | Three independent CAN-FD physical interfaces - each supports 5 Mbps data phase and 1 Mbps arbitration phase for high-bandwidth gateway routing. |
| SWD_DIO, SWD_CLK, RESET_B | Debug and reset | Serial Wire Debug (SWD) interface with hardware reset - enables non-intrusive debugging, flash programming, and boundary scan via standard JTAG/SWD tools. |
Key Features
| Feature | Design Value |
|---|---|
| ASIL-B Capable Architecture | System MPU enforces memory access rights across core, DMA, and Ethernet masters - meets ISO 26262 requirements for fault containment. |
| Flexible Power Management | Five power modes (HSRUN/RUN/STOP/VLPR/VLPS) with clock gating per peripheral - reduces active current to <10 mA in RUN mode and <50 µA in VLPS. |
| QuadSPI with HyperBus™ | External memory interface supporting x4 DDR reads at up to 133 MHz - enables fast code execution from off-chip flash or RAM expansion. |
| FlexTimer (FTM) Modules | Eight 16-bit FTM modules with up to 64 channels - supports complex PWM generation (e.g., 3-phase motor control with dead-time insertion and fault protection). |
| Low-Power Analog Subsystem | 12-bit ADC with hardware trigger synchronization and 1 Msps throughput - allows precise sensor acquisition during low-power sleep states using LPIT or LPTMR wake-up sources. |
| Secure Boot & Key Management | CSEc engine performs authenticated boot, key derivation, and encrypted firmware updates - prevents unauthorized firmware modification in field-deployed ECUs. |
Applications
| Body Control Module (BCM) | Vehicle Gateway |
|---|---|
Use Scenario: Centralized control of lighting, door locks, window lifts, and HVAC actuators in modern vehicles. IC Role / Device Role / Timing Role: Main application processor executing AUTOSAR BSW and application software; manages CAN/LIN communication and PWM-driven actuator outputs. Use Value: 112 MHz HSRUN performance handles concurrent LIN slave responses and CAN message filtering while maintaining real-time response to driver inputs. |
Use Scenario: Protocol translation and message routing between high-speed CAN-FD domains (ADAS, powertrain) and low-speed LIN networks (sensors, switches). IC Role / Device Role / Timing Role: Network bridge with three independent FlexCAN controllers and hardware message buffering - routes frames with deterministic latency. Use Value: Dual 12-bit ADCs monitor internal voltage rails and temperature, enabling adaptive power management during gateway load spikes. |
| Electric Power Steering (EPS) Support MCU | Advanced Driver Assistance Systems (ADAS) Sensor Hub |
Use Scenario: Secondary controller in EPS systems managing torque sensor interface, motor phase current sampling, and fail-safe monitoring. IC Role / Device Role / Timing Role: Safety-critical monitoring unit with CSEc-secured firmware and ECC-protected SRAM - detects anomalies and triggers safe state transitions. Use Value: System MPU isolates safety-critical monitoring code from application code, preventing memory corruption from non-safety partitions. |
Use Scenario: Aggregation and preprocessing of radar, camera, and ultrasonic sensor data before transmission to central ADAS domain controller. IC Role / Device Role / Timing Role: Real-time sensor fusion node using FlexIO to emulate proprietary sensor interfaces and LPIT for precise timestamping. Use Value: QuadSPI interface loads optimized neural network inference models from external HyperBus flash - accelerates edge AI preprocessing without host CPU overhead. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar automotive microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| S32K144UAT0VLHR | 1 MB flash, 192 KB SRAM, same 100-pin LQFP, identical peripheral set except reduced FlexNVM (32 KB vs. 64 KB) | Lower memory footprint suits cost-sensitive BCMs with fewer diagnostic features or smaller AUTOSAR stack | Select when application fits within 1 MB flash and does not require EEPROM emulation beyond 32 KB. |
| S32K148UAT0VLHR | 2 MB flash, 384 KB SRAM, adds 10/100 Mbps Ethernet MAC and two SAI audio interfaces - same core, clocks, and safety features | Required for Ethernet-enabled gateways or audio domain controllers needing AC97/TDM/I2S protocol support | Choose when Ethernet connectivity or multi-channel audio I/O is mandatory; otherwise FX32K146UAT0VLHR offers optimal cost/performance balance. |
Compared with S32K144UAT0VLHR, FX32K146UAT0VLHR provides 1 MB additional flash and 64 KB more SRAM for larger AUTOSAR configurations and OTA update staging; versus S32K148UAT0VLHR, it omits Ethernet and SAI to reduce BOM cost and power consumption where those interfaces are unused.
Availability
FX32K146UAT0VLHR is available at Aetrix Electronics and suitable for automotive body control modules, vehicle gateways, and electric power steering support systems requiring stable component supply across extended production lifecycles.
Supply support for FX32K146UAT0VLHR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT applications, with deep expertise in functional safety and automotive qualification.
The FX32K146UAT0VLHR belongs to NXP's S32K automotive MCU family - engineered specifically for ASIL-B compliant electronic control units in body, chassis, and gateway domains, emphasizing robustness, security, and real-time determinism.
FAQ
What is the maximum operating frequency of FX32K146UAT0VLHR?
The FX32K146UAT0VLHR operates at up to 112 MHz in HSRUN mode and 80 MHz in RUN mode. The 112 MHz frequency is only permitted in ambient temperatures up to +105 °C (V-grade); operation above this temperature requires switching to RUN mode. This dual-frequency capability balances peak performance with thermal safety in automotive environments.
Does FX32K146UAT0VLHR support CAN-FD?
Yes, FX32K146UAT0VLHR includes three FlexCAN modules that support CAN-FD (ISO/CD 11898-1), enabling data rates up to 5 Mbps in the data phase. Each module supports programmable bit timing, message filtering, and hardware FIFOs - essential for high-bandwidth vehicle network gateways and ADAS domain controllers.
What security features does FX32K146UAT0VLHR provide?
FX32K146UAT0VLHR integrates the Cryptographic Services Engine (CSEc) compliant with the SHE specification, offering AES-128 encryption/decryption, SHA-256 hashing, true random number generation, and secure boot verification. It also includes ECC on flash and SRAM, System MPU for memory isolation, and WDOG/EWM watchdogs - meeting AUTOSAR SecOC and ISO 21434 requirements.
Can FX32K146UAT0VLHR execute EEPROM emulation and CSEc operations simultaneously?
No. FX32K146UAT0VLHR cannot execute CSEc cryptographic operations or FlexNVM EEPROM writes/erases while operating in HSRUN mode (112 MHz). These functions must be performed in RUN mode (80 MHz) to avoid triggering error flags - a hardware-enforced restriction documented in the S32K1xx datasheet Rev. 15.
What package type and pin count does FX32K146UAT0VLHR use?
FX32K146UAT0VLHR uses a 100-pin LQFP package (14 × 14 mm, 0.5 mm pitch) with exposed thermal pad. This package is pin-compatible with other S32K14x devices in the same footprint, enabling scalable design reuse across memory and feature variants within the family.
FX32K146UAT0VLHR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- -
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- -
- Core Size:
- -
- Speed:
- -
- Connectivity:
- -
- Peripherals:
- -
- Number of I/O:
- -
- Program Memory Size:
- -
- Program Memory Type:
- -
- EEPROM Size:
- -
- RAM Size:
- -
- Voltage - Supply (Vcc/Vdd):
- -
- Data Converters:
- -
- Oscillator Type:
- -
- Operating Temperature:
- -
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- -
- Supplier Device Package:
FX32K146UAT0VLHR FAQ
1.How can I place an order for FX32K146UAT0VLHR through Aetrix?
Please submit a Request for Quotation (RFQ) for FX32K146UAT0VLHR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for FX32K146UAT0VLHR reliable?
The price and inventory of FX32K146UAT0VLHR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for FX32K146UAT0VLHR is usually 5 days.
3.What payment methods are accepted for FX32K146UAT0VLHR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for FX32K146UAT0VLHR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for FX32K146UAT0VLHR?
FX32K146UAT0VLHR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your FX32K146UAT0VLHR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for FX32K146UAT0VLHR?
For technical support, including FX32K146UAT0VLHR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your FX32K146UAT0VLHR requirements.
6.How does Aetrix verify that FX32K146UAT0VLHR is sourced from the original manufacturer or authorized distributors?
All FX32K146UAT0VLHR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that FX32K146UAT0VLHR meets industry standards.
7.What is the process for return or replacement of FX32K146UAT0VLHR?
All FX32K146UAT0VLHR units undergo pre-shipment inspection (PSI). If there is an issue with FX32K146UAT0VLHR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The FX32K146UAT0VLHR part is unused and in its original packaging.
Return procedure for FX32K146UAT0VLHR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
FX32K146UAT0VLHR Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
