My Inquiry
My Account
onsemi FXL2T245L10X_F065
- Part No.:
- FXL2T245L10X_F065
- Manufacturer:
- onsemi
- Package:
- 10-UFQFN Exposed Pad
- Datasheet:
-
FXL2T245L10X_F065.pdf
- Description:
- IC TRANSLATOR BIDIR 10MICROPAK
- Quantity:
- Payment:
- Shipping:
Inventory:1,362
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
FXL2T245L10X_F065 from onsemi is a low-voltage, dual-supply, 2-bit bidirectional logic level translator with configurable voltage supplies (VCCA = 1.1 V to 3.6 V, VCCB = 1.1 V to 3.6 V), 3-state outputs, and T/R-controlled directionality. It enables voltage translation between mismatched logic domains such as 1.2 V ↔ 3.3 V or 1.8 V ↔ 2.5 V in space-constrained portable and battery-powered systems.
For engineers reviewing the FXL2T245L10X_F065 datasheet, pinout, applications, or equivalent options, key selection criteria include its non-preferential power-up sequencing, VCCA-referenced control inputs (T/R, OE), 10-lead MicroPak package (1.6 mm × 2.1 mm), and guaranteed 3-state behavior during power transitions.
Technical Context
The FXL2T245L10X_F065 implements a dual-rail CMOS translator architecture where A-side I/Os track VCCA and B-side I/Os track VCCB, enabling true bidirectional level shifting without external direction control logic in many configurations. Its internal power-down circuitry forces high-impedance outputs when either supply drops below active threshold.
Control signals T/R and OE are referenced exclusively to VCCA, requiring pull-up to VCCA for robust power-up behavior. The device supports translation across five standard logic families (1.2 V, 1.5 V, 1.8 V, 2.5 V, 3.3 V) with propagation delays as low as 0.2 ns (typ.) at 3.3 V and ≤22.0 ns (max) at 1.1 V operation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCCA Range | 1.1 V to 3.6 V - sets logic thresholds and drive strength for A-port I/Os and control pins |
| VCCB Range | 1.1 V to 3.6 V - defines voltage domain and output swing for B-port I/Os |
| Propagation Delay (A→B) | 0.2 ns (typ.) to 22.0 ns (max) - determines maximum data rate in voltage-translated interfaces |
| IOH/IOL Drive | ±24 mA (at 3.3 V), ±0.5 mA (at 1.1 V) - ensures signal integrity across wide voltage range |
| ESD Protection | 8 kV HBM I/O-to-GND - protects against handling damage in automated assembly |
| Operating Temperature | −40 °C to +85 °C - supports industrial and extended-temperature embedded applications |
| Package | 10-lead UQFN (MicroPak), 1.6 mm × 2.1 mm, 0.5 mm pitch - enables ultra-dense PCB layouts |
Pinout & Package
FXL2T245L10X_F065 is housed in a 10-lead UQFN (MicroPak) package per JEDEC MO255, case 523AZ, with 0.5 mm pitch and wettable flank geometry for optical solder inspection.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - VCCA | A-side supply rail | Reference for A-port I/O thresholds and control input logic levels (T/R, OE) |
| 2 - A0 | A-side bidirectional I/O | Configurable as input or 3-state output; tracks VCCA voltage domain |
| 3 - A1 | A-side bidirectional I/O | Configurable as input or 3-state output; tracks VCCA voltage domain |
| 4 - T/R | Direction control input | High = A→B data flow; Low = B→A; referenced to VCCA |
| 5,6 - GND | Ground reference | Dual ground pins reduce impedance and improve noise immunity |
| 7 - O/E | Output enable input | High = disable both ports (3-state); referenced to VCCA |
| 8 - B1 | B-side bidirectional I/O | Configurable as input or 3-state output; tracks VCCB voltage domain |
| 9 - B0 | B-side bidirectional I/O | Configurable as input or 3-state output; tracks VCCB voltage domain |
| 10 - VCCB | B-side supply rail | Reference for B-port I/O thresholds and output swing |
Key Features
| Feature | Design Value |
|---|---|
| Bi-directional voltage translation | Supports 1.1 V ↔ 3.6 V translation without external direction logic in many use cases |
| Non-preferential power-up | Either VCCA or VCCB may be powered first; outputs remain safely in 3-state until both rails are active |
| VCCA-referenced controls | T/R and OE inputs tied to VCCA simplify biasing and eliminate need for level-shifting control signals |
| Power-off protection | Outputs automatically enter 3-state if either VCCA or VCCB falls to GND, preventing bus contention |
| Low input/output capacitance | CIN = 4 pF, CI/O = 5 pF - minimizes signal loading and preserves high-speed timing margins |
Applications
| Mobile SoC Interfacing | IoT Sensor Hub Integration |
|---|---|
|
Use Scenario: Connecting a 1.2 V ARM Cortex-M microcontroller GPIO bank to a 3.3 V UART transceiver in a wearable health monitor. IC Role / Device Role / Timing Role: Bidirectional logic level translator enabling reliable serial communication across voltage domains while maintaining low standby current. Use Value: Eliminates need for discrete MOSFET translators or complex direction-control circuitry, reducing BOM count and PCB area by >40%. |
Use Scenario: Interfacing multiple 1.8 V digital sensors (accelerometer, humidity, temperature) to a 2.5 V host MCU in an edge-node environmental sensor platform. IC Role / Device Role / Timing Role: Voltage-domain bridge allowing simultaneous sensor readout over shared I²C bus with deterministic timing and no signal degradation. Use Value: Enables single-chip translation for two independent 2-bit channels, supporting concurrent sensor polling without arbitration delay. |
| Industrial PLC I/O Module | Automotive Infotainment Debug Interface |
|
Use Scenario: Level-shifting between a 3.3 V FPGA configuration interface and legacy 5 V-compatible JTAG boundary-scan test circuitry in a programmable logic controller. IC Role / Device Role / Timing Role: Unidirectional translator (configured via T/R) providing isolated, glitch-free JTAG signal routing during field firmware updates. Use Value: Guarantees 3-state isolation during power cycling of either side, preventing back-driving and latch-up in mixed-voltage test infrastructure. |
Use Scenario: Translating debug signals (SWDIO/SWCLK) between a 1.1 V automotive-grade microcontroller and a 1.8 V debug probe in an infotainment head unit. IC Role / Device Role / Timing Role: Low-voltage bidirectional translator ensuring sub-22 ns propagation delay compliance with ARM SWD protocol timing requirements. Use Value: Maintains full debug functionality across voltage domains without adding timing uncertainty or requiring custom probe firmware adaptation. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar bidirectional logic level translation applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TXS0102DCUR | Auto-bidirectional (no T/R pin); lower drive (±12 mA max); higher ICCZ (up to 40 µA) | Best for simple push-pull buses (I²C, SMBus); unsuitable for controlled-direction protocols (UART, SPI) | Select FXL2T245L10X_F065 when explicit direction control, higher drive, or tighter 3-state timing is required. |
| SN74AVC2T245RSWR | Higher VCC range (1.2 V–3.6 V); same pinout; slightly higher propagation delay (max 30 ns) | Compatible in footprint but requires layout review for thermal pad and solder mask; less ESD robustness (4 kV HBM) | Choose FXL2T245L10X_F065 for superior ESD margin (8 kV I/O-to-GND) and guaranteed 3-state behavior during asymmetric power loss. |
Compared with TXS0102DCUR and SN74AVC2T245RSWR, FXL2T245L10X_F065 delivers stronger drive capability, stricter 3-state control under partial power loss, and industry-leading I/O-to-GND ESD protection-making it preferred for mission-critical, mixed-voltage embedded interfaces where reliability and deterministic behavior are paramount.
Availability
FXL2T245L10X_F065 is available at Aetrix Electronics and suitable for mobile SoC interfacing, IoT sensor hub integration, and industrial PLC I/O modules requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for FXL2T245L10X_F065 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier delivering energy-efficient, intelligent power and sensing solutions for automotive, industrial, cloud, medical, and IoT applications.
The FXL2T245L10X_F065 belongs to onsemi's FXL family of low-voltage translators, engineered specifically for ultra-low-power, space-constrained embedded systems requiring robust bidirectional level shifting across heterogeneous voltage domains.
FAQ
What is the minimum operating voltage for FXL2T245L10X_F065 on each supply rail?
The FXL2T245L10X_F065 supports VCCA and VCCB down to 1.1 V each, enabling compatibility with emerging ultra-low-power logic families including 1.2 V and sub-1.5 V microcontrollers and peripherals. Operation below 1.1 V is not characterized or guaranteed per the datasheet's Recommended Operating Conditions table.
Can FXL2T245L10X_F065 translate between 1.2 V and 3.3 V bidirectionally in a single device?
Yes - the FXL2T245L10X_F065 is explicitly designed for bidirectional translation between mismatched voltage domains. With VCCA = 1.2 V and VCCB = 3.3 V, it correctly translates signals from the 1.2 V side to the 3.3 V side and vice versa, provided the T/R pin is asserted appropriately for each direction.
How does FXL2T245L10X_F065 handle power sequencing when VCCA and VCCB are ramped at different times?
The FXL2T245L10X_F065 remains in high-impedance 3-state until both VCCA and VCCB reach valid operating levels (≥1.1 V). If either supply drops to GND during operation, outputs immediately revert to 3-state - eliminating bus contention and protecting downstream components during brown-out or hot-swap events.
Is a pull-up resistor required on the OE pin of FXL2T245L10X_F065, and why?
Yes - a pull-up resistor to VCCA is recommended on the OE pin to ensure predictable behavior during power-up. Since OE is referenced to VCCA, leaving it floating risks oscillation or unintended enablement. The datasheet specifies using a pull-up sized according to the OE driver's current-sinking capability to avoid excessive current draw or slow transitions.
What package type and dimensions does FXL2T245L10X_F065 use, and is it compatible with standard reflow profiles?
FXL2T245L10X_F065 uses the 10-lead UQFN (MicroPak) package, 1.6 mm × 2.1 mm, 0.5 mm pitch, per JEDEC MO255. It is Pb-free and halide-free, and qualified for standard lead-free reflow profiles (J-STD-020). Its wettable flank design supports automated optical inspection (AOI) of solder joints.
FXL2T245L10X_F065 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- -
- Package/Case:
- 10-UFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Logic Type:
- Translation Transceiver
- Number of Elements:
- 1
- Number of Bits per Element:
- 2
- Input Type:
- -
- Output Type:
- 3-State
- Current - Output High, Low:
- 24mA, 24mA
- Voltage - Supply:
- 1.1V ~ 3.6V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-MicroPak™
FXL2T245L10X_F065 FAQ
1.How can I place an order for FXL2T245L10X_F065 through Aetrix?
Please submit a Request for Quotation (RFQ) for FXL2T245L10X_F065 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for FXL2T245L10X_F065 reliable?
The price and inventory of FXL2T245L10X_F065 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for FXL2T245L10X_F065 is usually 5 days.
3.What payment methods are accepted for FXL2T245L10X_F065?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for FXL2T245L10X_F065 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for FXL2T245L10X_F065?
FXL2T245L10X_F065 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your FXL2T245L10X_F065 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for FXL2T245L10X_F065?
For technical support, including FXL2T245L10X_F065 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your FXL2T245L10X_F065 requirements.
6.How does Aetrix verify that FXL2T245L10X_F065 is sourced from the original manufacturer or authorized distributors?
All FXL2T245L10X_F065 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that FXL2T245L10X_F065 meets industry standards.
7.What is the process for return or replacement of FXL2T245L10X_F065?
All FXL2T245L10X_F065 units undergo pre-shipment inspection (PSI). If there is an issue with FXL2T245L10X_F065, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The FXL2T245L10X_F065 part is unused and in its original packaging.
Return procedure for FXL2T245L10X_F065:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
FXL2T245L10X_F065 Tags
-
SN74LVC1G17DBVR
Texas Instruments
-
SN74LVC1G07DCKR
Texas Instruments
-
SN74LVC1G17DCKR
Texas Instruments
-
SN74LVC1G07DBVR
Texas Instruments
-
SN74LVC1G125DCKR
Texas Instruments
-
SN74AHCT1G126DBVR
Texas Instruments
-
SN74LVC1G125DBVR
Texas Instruments
-
SN74AHCT1G125DBVR
Texas Instruments
-
SN74LVC2G17DBVR
Texas Instruments
-
SN74LVC2G07DCKR
Texas Instruments
-
SN74LVC1G34DCKR
Texas Instruments
-
SN74LVC2G17DCKR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
