Renesas GX36420-F-DNT
- Part No.:
- GX36420-F-DNT
- Manufacturer:
- Renesas
- Category:
- Telecom
- Package:
- -
- Datasheet:
-
GX36420-F-DNT.pdf
- Description:
- GX36420-F-DNT 64GBPS LINEAR TIA
- Quantity:
- Payment:

- Shipping:

Inventory:4,487
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
GX36420-F-DNT from Integrated Device Technology (IDT) is a quad-channel 64Gbps linear transimpedance amplifier (TIA) IC designed for coherent optical receiver front-ends in 400G/600G systems. It integrates four independent TIAs for XI/XQ/YI/YQ channels, supports 16QAM/64QAM modulation, delivers >40GHz 3dB bandwidth, 150–5000Ω differential gain, and >30dB dynamic range, and is optimized for CFP2/CFP4 optical modules.
For engineers reviewing the GX36420-F-DNT datasheet, GX36420-F-DNT pinout, GX36420-F-DNT application, or GX36420-F-DNT equivalent, key selection criteria include per-channel TIA bandwidth, gain adjustability, integrated SPI/analog control interface, DC offset cancellation capability, and compatibility with small-form-factor coherent module layouts.
Technical Context
The GX36420-F-DNT implements four fully independent linear TIA channels with dedicated VGA stages, DC offset loops, and peaking control per channel. Each channel features programmable gain control (AGC/MGC), peak detection, RSSI, input current monitoring, and shutdown functionality.
It integrates on-die ADC/DAC, SPI interface (CS/SCK/MOSI/MISO/RST), and analog bias controls for PD bias, output voltage, and gain configuration. The architecture supports simultaneous DC calibration across all four lanes while maintaining channel isolation and low crosstalk.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Channel Count | 4 independent TIAs for XI/XQ/YI/YQ coherent quadrature channels |
| Data Rate Support | 64Gbps per channel, enabling 400G/600G aggregate coherent transmission |
| Transimpedance Gain | 150–5000Ω differential, supporting wide dynamic range signal recovery |
| 3dB Bandwidth | >40GHz, adjustable via on-chip peaking control for optimal pulse response |
| Dynamic Range | >30dB, allowing robust operation under varying optical input power conditions |
| Control Interface | SPI + analog inputs for real-time gain, offset, voltage, and shutdown control |
| THD & Crosstalk | Low THD and inter-channel crosstalk, critical for high-order QAM demodulation fidelity |
Pinout & Package
Package: 120-pin flip-chip BGA (7.0 mm × 7.0 mm, 0.4 mm pitch), optimized for thermal performance and RF signal integrity in optical subassemblies.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| In1p–In4n | Differential photodiode inputs (4 channels) | Direct connection to APD/PIN diodes; matched pairs minimize skew and common-mode noise |
| Out1p–Out4n | Differential TIA outputs | Low-impedance, broadband outputs compatible with downstream limiting amplifiers or ADC drivers |
| VCCin1–VCCin4 | Per-channel analog supply inputs | Independent power domains enable channel-specific bias optimization and fault isolation |
| VCCout1–VCCout4 | Per-channel output stage supplies | Decoupled supplies reduce supply-induced crosstalk between output paths |
| CS, SCK, MOSI, MISO, RST | SPI serial interface | Configures gain, bandwidth, shutdown, and monitors RSSI/peak detection status per channel |
| PD1–PD4 | Photodiode bias control outputs | Integrated DAC-driven bias for APD/PIN diodes; eliminates external bias ICs |
Key Features
| Feature | Design Value |
|---|---|
| Quad-channel linear TIA architecture | Enables full I/Q polarization diversity reception without external signal routing or gain matching |
| Per-channel DC offset cancellation loops | Maintains baseline stability across temperature and aging, critical for 64QAM constellation accuracy |
| Programmable peaking control | Compensates for photodiode and interconnect roll-off to preserve 64Gbps eye opening |
| Integrated RSSI and peak detection | Provides real-time optical power monitoring and automatic gain adjustment without host processor overhead |
| Low-power shutdown mode | Reduces standby power per channel to <10mW, supporting hot-plug and power management in modular optics |
Applications
| 400G Coherent Pluggable Optics | 600G Metro Line Cards |
|---|---|
Use Scenario: CFP2-DCO module receiving dual-polarization 16QAM signals over single-mode fiber. IC Role / Device Role / Timing Role: Front-end TIA converting photocurrent from four APDs into amplified, low-noise differential voltage signals for subsequent DSP processing. Use Value: >40GHz bandwidth and >30dB dynamic range ensure minimal EVM degradation at 64Gbps symbol rate. | Use Scenario: 600G line card with integrated coherent receiver ASIC requiring four synchronized analog front-ends. IC Role / Device Role / Timing Role: Quad TIA providing matched gain, phase, and bandwidth across XI/XQ/YI/YQ paths for polarization multiplexing. Use Value: Per-channel SPI control enables independent calibration and real-time adaptation to varying OSNR conditions. |
| CFP4-Based Transport Modules | Lab Test Receivers for 64QAM Validation |
Use Scenario: CFP4 module deployed in long-haul DWDM systems with tight thermal and power constraints. IC Role / Device Role / Timing Role: Linear TIA delivering stable transimpedance gain and low THD under -5°C to +85°C operating range. Use Value: Flip-chip BGA package ensures thermal dissipation and RF grounding essential for CFP4 mechanical compliance. | Use Scenario: Benchtop coherent receiver used to characterize 64QAM transmitter EVM and sensitivity. IC Role / Device Role / Timing Role: Precision TIA enabling repeatable, low-noise analog capture of modulated optical waveforms. Use Value: Integrated input current monitor and RSSI allow closed-loop optical power control during automated test sequences. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad-channel high-speed linear TIA applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX3748AETE+T | Single-channel 28Gbps TIA; no integrated SPI, lower bandwidth (~25GHz), no RSSI or peak detection | Targeted at 100G SR4/LR4, not 400G/600G coherent | Use only for lower-speed, non-coherent parallel optics where per-lane integration is less critical |
| LMH6401IRGTR | Single-channel 10.5GHz variable-gain amplifier; no photodiode bias, no multi-channel synchronization | Designed for RF/IF signal chains, not optical front-ends with APD/PIN interfaces | Consider only when building custom TIA+VGA hybrids with external bias and control circuitry |
Compared with MAX3748AETE+T and LMH6401IRGTR, the GX36420-F-DNT uniquely delivers quad-channel 64Gbps linear amplification with on-die photodiode bias, SPI-configurable gain/offset/peaking, and coherent-specific monitoring functions-enabling direct integration into CFP2/CFP4 modules without discrete support components.
Availability
GX36420-F-DNT is available at Aetrix Electronics and suitable for 400G/600G coherent optical modules, CFP2/CFP4 pluggable transceivers, and lab-grade coherent receiver evaluation requiring stable component supply and long-term lifecycle assurance.
Supply support for GX36420-F-DNT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Integrated Device Technology (IDT), now part of Renesas Electronics, is a fabless semiconductor company specializing in timing, memory interface, RF, and high-speed signal conditioning solutions.
The GX36420-F-DNT belongs to IDT's coherent optical front-end product line, engineered specifically for next-generation 400G/600G transport systems using advanced modulation formats like 16QAM and 64QAM.
FAQ
What is the primary function of the GX36420-F-DNT in a coherent optical receiver?
The GX36420-F-DNT serves as a quad-channel linear transimpedance amplifier that converts weak photocurrents from four photodiodes (XI/XQ/YI/YQ) into clean, high-fidelity differential voltage signals. Its >40GHz bandwidth and >30dB dynamic range make it essential for preserving signal integrity in 64Gbps 16QAM/64QAM coherent detection. The GX36420-F-DNT integrates bias control, gain adjustment, and monitoring to replace multiple discrete components in CFP2/CFP4 modules.
Does the GX36420-F-DNT support automatic gain control (AGC) per channel?
Yes, the GX36420-F-DNT implements both automatic and manual gain control per channel via dedicated AGC loops and SPI-accessible registers. Each channel independently adjusts transimpedance gain in response to input signal level, RSSI feedback, or host command-critical for maintaining optimal ADC input swing across varying optical power. This functionality is built into the GX36420-F-DNT's analog core and requires no external circuitry.
What package type and thermal characteristics does the GX36420-F-DNT use?
The GX36420-F-DNT uses a 120-pin flip-chip BGA package measuring 7.0 mm × 7.0 mm with 0.4 mm pitch. Its flip-chip construction provides low thermal resistance and superior RF grounding-key for dissipating heat in compact CFP2/CFP4 modules. The device operates from –5°C to +85°C case temperature, and its thermal design supports continuous 64Gbps operation without derating when mounted on standard optical module PCBs.
Can the GX36420-F-DNT be used in non-coherent applications such as PAM4-based 400G-SR8?
No-the GX36420-F-DNT is optimized for linear operation in coherent receivers using 16QAM/64QAM modulation, with features like per-channel DC offset cancellation, peaking control, and RSSI tailored to complex-field signal recovery. It lacks the high-swing, decision-directed equalization needed for PAM4 NRZ/PAM4 direct detection. For 400G-SR8, purpose-built PAM4 TIAs like the ON Semiconductor NB7L14M are more appropriate than the GX36420-F-DNT.
How does the GX36420-F-DNT handle photodiode biasing?
The GX36420-F-DNT integrates four dedicated photodiode bias outputs (PD1–PD4), each driven by on-die DACs controlled via SPI. These outputs provide precise, programmable reverse-bias voltage for APD or PIN photodiodes-eliminating need for external bias ICs. Bias levels are calibrated per channel and can be adjusted dynamically to compensate for temperature drift or aging, a core capability of the GX36420-F-DNT's analog subsystem.
GX36420-F-DNT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- -
- Package/Case:
- -
- Packaging:
- Tray
- Product Status:
- Obsolete
- Function:
- -
- Interface:
- -
- Number of Circuits:
- -
- Voltage - Supply:
- -
- Current - Supply:
- -
- Power (Watts):
- -
- Operating Temperature:
- -
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- -
- Supplier Device Package:
- -
GX36420-F-DNT FAQ
1.How can I place an order for GX36420-F-DNT through Aetrix?
Please submit a Request for Quotation (RFQ) for GX36420-F-DNT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for GX36420-F-DNT reliable?
The price and inventory of GX36420-F-DNT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for GX36420-F-DNT is usually 5 days.
3.What payment methods are accepted for GX36420-F-DNT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for GX36420-F-DNT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for GX36420-F-DNT?
GX36420-F-DNT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your GX36420-F-DNT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for GX36420-F-DNT?
For technical support, including GX36420-F-DNT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your GX36420-F-DNT requirements.
6.How does Aetrix verify that GX36420-F-DNT is sourced from the original manufacturer or authorized distributors?
All GX36420-F-DNT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that GX36420-F-DNT meets industry standards.
7.What is the process for return or replacement of GX36420-F-DNT?
All GX36420-F-DNT units undergo pre-shipment inspection (PSI). If there is an issue with GX36420-F-DNT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The GX36420-F-DNT part is unused and in its original packaging.
Return procedure for GX36420-F-DNT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
GX36420-F-DNT Tags

-
LMC567CMX/NOPB
Texas Instruments

-
LM567CMX/NOPB
Texas Instruments

-
LM567CM/NOPB
Texas Instruments

-
VSC8531XMW-02
Microchip Technology

-
VSC8531XMW-05
Microchip Technology

-
GPY115C0VI
MaxLinear, Inc.
-
SI32185-A-FMR
Skyworks Solutions Inc.
-
VSC8541XMV-05
Microchip Technology

-
SI32178-B-FM1R
Skyworks Solutions Inc.

-
GPY215C0VI
MaxLinear, Inc.

-
CPC7514ZTR
Littelfuse Inc.

-
VSC8502XML-03
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
