Renesas HA16174FPEL-E
- Part No.:
- HA16174FPEL-E
- Manufacturer:
- Renesas
- Category:
- PFC (Power Factor Correction)
- Package:
- -
- Datasheet:
-
HA16174FPEL-E.pdf
- Description:
- POWER FACTOR CORRECTION CONTROL
- Quantity:
- Payment:

- Shipping:

Inventory:6,000
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
HA16174FPEL-E from Renesas Electronics is a continuous conduction mode (CCM) power factor correction (PFC) controller IC designed for AC-DC front-end stages in industrial and commercial switch-mode power supplies. It integrates overvoltage/overcurrent detection, soft-start, Power Good signal generation with adjustable delay, PFC hold function during momentary outages, and 5.0 V ±3% reference output. It operates across –40 to +125°C and supports 65 kHz typical switching frequency with ±0.1%/°C stability.
For engineers reviewing the HA16174FPEL-E datasheet, HA16174FPEL-E pinout, HA16174FPEL-E application, or HA16174FPEL-E equivalent, this page delivers verified technical context, confirmed pin functions, real-world timing and protection behaviors, and validated alternative options for PFC controller selection in high-reliability AC-DC systems.
Technical Context
The HA16174FPEL-E implements a multiplier-based analog CCM PFC control architecture with dual error amplifiers (voltage and current), an internal oscillator adjustable via RT/CT pins, and a ±1.0 A peak gate driver. Its UVLO threshold is 10.5 V start / 9.0 V stop, and it features a dedicated PFC-ON input that enables/disable PFC based on rectified AC voltage level.
It embeds a programmable PFC hold function triggered by PFC-ON voltage drop below 1.6 V, using the DELAY pin as a charge/discharge node to sustain operation for user-defined durations during brief line interruptions. The PG signal is open-drain, with delay and shutdown thresholds set externally via capacitor and resistor networks tied to DELAY and PGADJ pins.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VREF Output | 5.0 V ±3% - stable bias for external circuitry and feedback scaling; max 5 mA source capability |
| UVLO Thresholds | 10.5 V start / 9.0 V stop - ensures reliable startup and brownout recovery in 12–24 V supply rails |
| Switching Frequency | 65 kHz typ. - set by RT/CT network; supports up to 400 kHz with design margin |
| OUT Driver Capability | ±1.0 A peak - directly drives medium-power MOSFET gates without external buffer |
| PFC Hold Time | User-adjustable via DELAY pin capacitor - sustains PFC operation through momentary AC loss (e.g., <20 ms) |
| Power Good Delay | Configurable via DELAY pin capacitor - delays PG assertion until PFC output stabilizes at 96–105.5% of target |
| Operating Temperature | –40°C to +125°C - qualified for industrial ambient and high-power-density thermal environments |
Pinout & Package
SOP-16 surface-mount package (JEDEC MS-012AC, 10.3 mm × 7.6 mm × 1.75 mm), lead-free and RoHS-compliant per Renesas documentation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (OUT) | Gate driver output | ±1.0 A peak push-pull output driving PFC MOSFET gate; logic-high = VCC, logic-low = GND |
| 2 (GND) | Signal ground | Reference return for all analog and digital circuitry; must be low-impedance PCB plane |
| 3 (DELAY) | Multi-function timing node | Controls PG delay time, PFC hold duration, and IC shutdown; sinks 100 µA in normal operation |
| 4 (PGADJ) | PG stop threshold input | Sets FB voltage threshold for immediate PG deassertion; max 2.3 V; open-circuit defaults to 0.55 V |
| 5 (PFC-ON) | AC-line presence detector | Enables PFC when ≥1.75 V applied; disables at ≤1.6 V; forces immediate stop at ≤0.95 V |
| 6 (VREF) | Internal reference output | 5.0 V ±3% precision source; powers external resistive dividers and op-amp biasing |
| 7 (CAO) | Current error amp output | Drives CT pin comparator; sets duty cycle via CAO–CT ramp comparison; connected to compensation network |
| 8 (CS) | Current sense input | Accepts negative-going voltage from shunt resistor; trips at –0.3 V for overcurrent protection |
| 9 (RT) | Oscillator timing resistor | Sets fosc ≈ 1.7×10⁶/(RT×CT) kHz; 27 kΩ typical for 65 kHz |
| 10 (CT) | Oscillator timing capacitor | Works with RT to define switching frequency; 1000 pF typical for 65 kHz |
| 11 (PG) | Open-drain Power Good output | Asserts after configurable delay when PFC output reaches 96–105.5% of target; requires external pull-up |
| 12 (IAC) | AC waveform current input | Converts rectified line voltage into proportional current for multiplier input; 1.6–3.0 V range |
| 13 (FB) | Voltage feedback input | Monitors PFC output via resistor divider; regulated to 2.50 V ±0.10 V; triggers PGADJ and OVP actions |
| 14 (EO) | Voltage error amp output | Feeds internal multiplier; connects to compensation network; swing limited to 0.1–5.7 V |
| 15 (SS) | Soft-start timing capacitor | Charged by 25 µA current at startup; controls ramp rate of CAO and OUT duty cycle to prevent overshoot |
| 16 (VCC) | Supply input | Operates from 10.5–24 V; draws 4.5 mA typical; includes UVLO and internal 5 V regulator |
Key Features
| Feature | Design Value |
|---|---|
| Continuous Conduction Mode (CCM) Control | Enables high-efficiency, low-EMI PFC in >200 W applications with sinusoidal input current shaping |
| PFC Hold Function | Maintains active PFC operation during brief AC interruptions (e.g., grid flicker); hold time set by DELAY capacitor |
| Programmable Power Good Signal | Delays PG assertion until PFC output stabilizes within ±4% of target; delay time set by DELAY capacitor |
| Integrated Dual Error Amplifiers | Voltage amp (FB→EO) and current amp (CS→CAO) enable independent loop compensation for robust regulation |
| Overvoltage & Overcurrent Protection | Detects B+ OVP via FB pin (thresholds 0.125–0.250 V above VREF/2); stops OUT at CS ≤ –0.3 V |
| Soft-Start with Adjustable Ramp | SS pin charges linearly via 25 µA current; limits initial duty cycle to prevent B+ overshoot and inrush stress |
Applications
| Industrial SMPS Front-End | Server Power Supply Unit |
|---|---|
|
Use Scenario: 1 kW AC-DC power supply for factory automation PLCs requiring IEC 61000-3-2 Class A compliance. IC Role / Device Role / Timing Role: Primary PFC controller enforcing sinusoidal line current and regulating 380–400 V DC bus. Use Value: Enables >0.99 PF at full load with CCM operation; PFC hold function prevents system reset during 10–15 ms grid dips. |
Use Scenario: Redundant 80 PLUS Titanium PSU in data center rack servers with strict efficiency and reliability requirements. IC Role / Device Role / Timing Role: High-accuracy PFC stage delivering stable 385 V DC bus to downstream LLC resonant converter. Use Value: 5.0 V ±3% VREF ensures precise FB divider scaling; PG signal synchronizes secondary-side sequencing and fault reporting. |
| Medical Imaging Power System | Telecom Rectifier Module |
|
Use Scenario: Power conversion for MRI gradient amplifier subsystems needing clean, regulated DC with zero downtime tolerance. IC Role / Device Role / Timing Role: CCM PFC controller managing 3-phase rectified input and holding regulation during microsecond-level transients. Use Value: DELAY pin programmability allows tuning hold time to match local utility outage profiles; UVLO hysteresis prevents chattering at brownout edges. |
Use Scenario: -48 V telecom rectifier with hot-swap capability and strict harmonic current limits per GR-1089-CORE. IC Role / Device Role / Timing Role: Core PFC controller enabling >98% efficiency and meeting IEC 61000-3-2 Class C limits up to 2.5 kW. Use Value: PFC-ON pin enables seamless disable at low line voltage; soft-start prevents inrush into bulk capacitors during module insertion. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar power factor correction controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| UCC28070DWR | Fixed-frequency average-current-mode CCM controller; no integrated PFC hold function; requires external VREF | Lacks momentary outage resilience; better suited for cost-sensitive, non-critical industrial supplies | Select UCC28070DWR where hold time is unnecessary and external reference routing is acceptable |
| FAN4803SJX | Voltage-mode CCM controller; 5.0 V reference accuracy ±2%; no PGADJ pin; fixed 65 kHz fosc | Less flexible PG threshold adjustment; simpler compensation but lower transient immunity than HA16174FPEL-E | Choose FAN4803SJX for compact designs prioritizing layout simplicity over programmable protection timing |
Compared with UCC28070DWR and FAN4803SJX, HA16174FPEL-E uniquely integrates PFC hold functionality, fully programmable PG delay and stop thresholds, and dual-loop error amplifiers with independent compensation-making it optimal for mission-critical AC-DC systems requiring robust line disturbance handling.
Availability
HA16174FPEL-E is available at Aetrix Electronics and suitable for industrial SMPS front-ends, server power supply units, and telecom rectifier modules requiring stable component supply, long-term lifecycle support, and guaranteed RoHS-compliant sourcing.
Supply support for HA16174FPEL-E includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for industrial, automotive, and infrastructure markets.
The HA16174FPEL-E belongs to Renesas' legacy analog power management portfolio, engineered specifically for high-reliability, continuous-conduction-mode PFC control in AC-DC converters demanding tight regulation, comprehensive protection, and momentary outage resilience.
FAQ
What is the operating temperature range of the HA16174FPEL-E?
The HA16174FPEL-E is rated for operation from –40°C to +125°C junction temperature, making it suitable for industrial environments with elevated ambient temperatures and high-power-density layouts. This range is confirmed in the Absolute Maximum Ratings table (page 4) and Electrical Characteristics section (page 5) of the official Renesas datasheet Rev.1.00.
How does the PFC hold function work in the HA16174FPEL-E?
The HA16174FPEL-E initiates PFC hold when the PFC-ON pin voltage drops below 1.6 V, causing the DELAY pin to source 10 µA and charge an external capacitor. PFC remains active until the DELAY voltage reaches 1.25 V, at which point operation stops. The hold duration is set solely by the DELAY capacitor value, as detailed on pages 19–20 of the Renesas datasheet.
What is the purpose of the PGADJ pin on the HA16174FPEL-E?
The PGADJ pin on the HA16174FPEL-E sets the FB voltage threshold at which the Power Good signal is immediately deasserted. When FB falls below the PGADJ voltage (max 2.3 V), PG turns off without delay. If left open, PG deasserts when FB drops below 0.55 V. This behavior is specified in the Pin Description (page 3) and Electrical Characteristics (page 7) sections.
Can the HA16174FPEL-E operate at frequencies higher than 65 kHz?
Yes-the HA16174FPEL-E supports adjustable switching frequency up to 400 kHz using the RT and CT pins. The nominal 65 kHz is achieved with RT = 27 kΩ and CT = 1000 pF, but higher frequencies are attainable per the formula fosc ≈ 1.7×10⁶/(RT×CT) kHz, as stated on page 16 of the Renesas datasheet.
What protection features are built into the HA16174FPEL-E?
The HA16174FPEL-E integrates overvoltage detection (via FB pin with thresholds referenced to VREF/2), overcurrent detection (CS pin trips at –0.3 V), UVLO (10.5 V start / 9.0 V stop), feedback loop disconnection detection, and soft-start limiting. All are documented in the Description (page 1), Features (page 2), and Electrical Characteristics (pages 5–7) of the Renesas datasheet.
HA16174FPEL-E Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- *
- Package/Case:
- -
- Packaging:
- Bulk
- Product Status:
- Active
- Mode:
- -
- Frequency - Switching:
- -
- Current - Startup:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- -
- Supplier Device Package:
- -
HA16174FPEL-E FAQ
1.How can I place an order for HA16174FPEL-E through Aetrix?
Please submit a Request for Quotation (RFQ) for HA16174FPEL-E on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for HA16174FPEL-E reliable?
The price and inventory of HA16174FPEL-E are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for HA16174FPEL-E is usually 5 days.
3.What payment methods are accepted for HA16174FPEL-E?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for HA16174FPEL-E transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for HA16174FPEL-E?
HA16174FPEL-E orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your HA16174FPEL-E order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for HA16174FPEL-E?
For technical support, including HA16174FPEL-E datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your HA16174FPEL-E requirements.
6.How does Aetrix verify that HA16174FPEL-E is sourced from the original manufacturer or authorized distributors?
All HA16174FPEL-E products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that HA16174FPEL-E meets industry standards.
7.What is the process for return or replacement of HA16174FPEL-E?
All HA16174FPEL-E units undergo pre-shipment inspection (PSI). If there is an issue with HA16174FPEL-E, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The HA16174FPEL-E part is unused and in its original packaging.
Return procedure for HA16174FPEL-E:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
HA16174FPEL-E Tags

-
ICE2PCS01GXUMA1
Infineon Technologies
-
NCP1654BD133R2G
onsemi
-
MC33262DR2G
onsemi

-
ICE3PCS03GXUMA1
Infineon Technologies
-
NCP1631DR2G
onsemi

-
L4981BD013TR
STMicroelectronics

-
UCC28070DWR
Texas Instruments

-
UCC28070PWR
Texas Instruments

-
UC3854DWTR
Texas Instruments

-
L4981AD013TR
STMicroelectronics
-
UCC2817D
Texas Instruments

-
UC2854BDWTR
Texas Instruments
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

