My Inquiry
My Account
STMicroelectronics HCF4013BEY
- Part No.:
- HCF4013BEY
- Manufacturer:
- STMicroelectronics
- Category:
- Flip Flops
- Package:
- 14-DIP (0.300", 7.62mm)
- Datasheet:
-
HCF4013BEY.pdf
- Description:
- IC FF D-TYPE DUAL 1BIT 14DIP
- Quantity:
- Payment:
- Shipping:
Inventory:3,715
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
HCF4013BEY from STMicroelectronics is a dual D-type flip-flop IC in PDIP14 package, operating from 3 V to 20 V supply, with 16 MHz typical clock toggle rate at 10 V, static state retention, and independent set/reset control per flip-flop. It is used in shift registers, counters, and toggle circuits in industrial control logic and automotive body electronics.
For engineers reviewing the HCF4013BEY datasheet, HCF4013BEY pinout, HCF4013BEY application, or HCF4013BEY equivalent, key selection criteria include supply voltage range (3–20 V), propagation delay (45–300 ns depending on VDD), quiescent current (≤600 µA at 20 V), and PDIP14 through-hole compatibility for legacy board designs.
Technical Context
The HCF4013BEY implements two fully independent edge-triggered D-type flip-flops with asynchronous active-high SET and RESET inputs. Each stage transfers the D-input logic level to Q on the positive-going clock edge while retaining state when clock is static high or low.
It uses CMOS technology with symmetrical output drive (±3.2 mA at 5 V), input leakage ≤100 nA at 18 V, and ESD protection rated at 2 kV HBM. Functional operation is guaranteed across -55 °C to +125 °C with absolute max VDD = 22 V.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 3 V to 20 V - supports wide-battery and industrial rail designs without external regulation |
| Max Clock Frequency | 16 MHz (typ. at VDD = 10 V) - enables medium-speed synchronous logic in timing-critical control paths |
| Propagation Delay | 45 ns (min) to 300 ns (max) - varies with VDD; defines minimum clock period and setup/hold timing margins |
| Output Drive | ±3.2 mA (IOH/IOL at VDD = 5 V) - sufficient to directly drive TTL loads or multiple CMOS inputs |
| Quiescent Current | ≤600 µA at VDD = 20 V, TA = –55 to +125 °C - ensures low standby power in always-on systems |
| Input Leakage | ≤100 nA at VDD = 18 V, TA = 25 °C - preserves signal integrity in high-impedance sensing or battery-backed latches |
Pinout & Package
Packaged in 14-pin plastic dual in-line (PDIP14) with 2.54 mm lead pitch, 20 mm body width, and through-hole mounting compatibility.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 13 | Q1, Q2 | True outputs of Flip-Flop 1 and 2 - provide complementary logic states for latch feedback or bus driving |
| 2, 12 | Q1, Q2 | Inverted outputs - enable direct use in toggle or reset-dominant configurations without external inverters |
| 3, 11 | CLOCK1, CLOCK2 | Positive-edge-triggered clock inputs - asynchronous operation allows independent timing domains per flip-flop |
| 4, 10 | RESET1, RESET2 | Asynchronous active-high reset - forces Q = 0 regardless of clock or D state, critical for power-up initialization |
| 5, 9 | D1, D2 | Data inputs - sampled only on rising clock edge; stable setup time ≥15 ns required at VDD = 15 V |
| 6, 8 | SET1, SET2 | Asynchronous active-high set - forces Q = 1 independently of clock, enabling preset functionality in counters |
| 7 | VSS | Negative supply reference - must be connected to system ground; no negative voltage operation supported |
| 14 | VDD | Positive supply input - accepts up to 20 V DC; decoupling capacitor (≥100 nF) recommended at pin |
Key Features
| Feature | Design Value |
|---|---|
| Static flip-flop operation | Retains logic state indefinitely with clock held high or low - eliminates need for continuous clocking in hold-mode applications |
| Asynchronous set/reset | Independent active-high SET/RESET per stage - enables deterministic initialization and fault recovery without clock dependency |
| Wide supply range | 3 V to 20 V operation - interoperable with 5 V TTL, 12 V industrial rails, and battery-powered systems |
| 100% quiescent current tested | Guaranteed IDD ≤ 600 µA at 20 V - ensures predictable power budgeting in thermally constrained enclosures |
Applications
| Industrial PLC Input Latching | Automotive Door Lock Control |
|---|---|
Use Scenario: Capturing momentary switch closures from pushbuttons or limit switches in factory automation panels. IC Role / Device Role / Timing Role: Dual D-flip-flop acts as edge-synchronized input register, debouncing signals and holding state until controller read cycle. Use Value: Eliminates software debounce overhead and prevents metastability in microcontroller GPIO reads under noisy EMI conditions. | Use Scenario: Managing bi-directional lock/unlock commands from vehicle key fobs and interior switches. IC Role / Device Role / Timing Role: Flip-flop stores door lock state; SET/RESET lines interface directly with CAN gateway wake-up signals and local switch inputs. Use Value: Provides fail-safe hardware memory that retains position during microcontroller reset or sleep mode transitions. |
| Legacy Computer Bus Interface | Test Equipment Signal Synchronization |
Use Scenario: Interfacing parallel data buses between vintage CPU boards and modern FPGA-based controllers. IC Role / Device Role / Timing Role: Acts as level-shifting latch to capture 5 V TTL data on rising edge of handshake strobe, isolating timing domains. Use Value: Enables reliable data capture at 7 MHz without requiring high-speed logic families or custom timing generators. | Use Scenario: Aligning asynchronous trigger pulses from multiple sensors before digitization in benchtop test instruments. IC Role / Device Role / Timing Role: Synchronizes external event signals to internal sampling clock using D-flip-flop as a 2-stage synchronizer. Use Value: Reduces metastability risk by >99.9% compared to single-register sampling, meeting IEC 61000-4-2 immunity requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual D-type flip-flop applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| CD4013BE | Same pinout and function; lower ESD rating (HBM 1 kV vs. 2 kV), wider parametric spread at temperature extremes | Suitable for commercial-grade consumer devices; not qualified for extended temperature or automotive environments | Select when cost sensitivity outweighs environmental robustness and long-term reliability requirements |
| MC14013BDR2G | SOIC-14 only; tighter propagation delay variation (±10% vs. ±30%), higher max VDD = 18 V | Preferred for surface-mount production and space-constrained PCBs; lacks PDIP option for prototyping | Choose for automated assembly and improved thermal performance where through-hole is not required |
Compared with CD4013BE and MC14013BDR2G, the HCF4013BEY offers superior high-temperature stability (-55 °C to +125 °C), enhanced ESD resilience, and PDIP14 availability-making it optimal for industrial field equipment and automotive under-hood modules where mechanical serviceability and ruggedness are prioritized.
Availability
HCF4013BEY is available at Aetrix Electronics and suitable for industrial PLC input latching, automotive door lock control, and legacy computer bus interface applications requiring stable component supply across extended temperature ranges and long product lifecycles.
Supply support for HCF4013BEY includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing analog, digital, and mixed-signal ICs for industrial, automotive, and consumer markets.
The HCF4013 belongs to ST's high-voltage CMOS logic family, engineered for robust operation in harsh environments including automotive under-hood, industrial motor drives, and energy metering systems.
FAQ
What is the maximum clock frequency supported by HCF4013BEY at 5 V supply?
The HCF4013BEY supports a maximum clock frequency of 7 MHz (typical) at VDD = 5 V, with propagation delay ranging from 150 ns to 300 ns. This is specified under CL = 50 pF and RL = 200 kΩ load conditions per the official ST datasheet Rev 4, Table 7.
Does HCF4013BEY support negative supply voltages?
No. The HCF4013BEY requires a single positive supply (VDD) referenced to VSS (ground). Absolute maximum ratings specify VDD from –0.5 V to +22 V, but functional operation is only guaranteed with VSS = 0 V and VDD ≥ 3 V. Negative VDD or split-rail operation is not supported.
Can the two flip-flops share the same clock signal?
Yes. Pins 3 (CLOCK1) and 11 (CLOCK2) are electrically isolated but may be tied together externally to synchronize both flip-flops. The datasheet confirms independent operation, and no internal coupling or timing skew penalty is incurred when sharing the clock net.
Is HCF4013BEY RoHS compliant and lead-free?
Yes. Per STMicroelectronics' ECOPACK® documentation and ordering information in the datasheet, the HCF4013BEY in PDIP14 tube packaging meets RoHS Directive 2011/65/EU and is lead-free, with matte tin lead finish and halogen-free molding compound.
HCF4013BEY Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- 4000B
- Package/Case:
- 14-DIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Function:
- Set(Preset) and Reset
- Type:
- D-Type
- Output Type:
- Complementary
- Number of Elements:
- 2
- Number of Bits per Element:
- 1
- Clock Frequency:
- 24 MHz
- Max Propagation Delay @ V, Max CL:
- 90ns @ 15V, 50pF
- Trigger Type:
- Positive Edge
- Current - Output High, Low:
- 5.2mA, 5.2mA
- Voltage - Supply:
- 3V ~ 20V
- Current - Quiescent (Iq):
- 20 µA
- Input Capacitance:
- 5 pF
- Operating Temperature:
- -55°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 14-PDIP
HCF4013BEY FAQ
1.How can I place an order for HCF4013BEY through Aetrix?
Please submit a Request for Quotation (RFQ) for HCF4013BEY on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for HCF4013BEY reliable?
The price and inventory of HCF4013BEY are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for HCF4013BEY is usually 5 days.
3.What payment methods are accepted for HCF4013BEY?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for HCF4013BEY transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for HCF4013BEY?
HCF4013BEY orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your HCF4013BEY order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for HCF4013BEY?
For technical support, including HCF4013BEY datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your HCF4013BEY requirements.
6.How does Aetrix verify that HCF4013BEY is sourced from the original manufacturer or authorized distributors?
All HCF4013BEY products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that HCF4013BEY meets industry standards.
7.What is the process for return or replacement of HCF4013BEY?
All HCF4013BEY units undergo pre-shipment inspection (PSI). If there is an issue with HCF4013BEY, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The HCF4013BEY part is unused and in its original packaging.
Return procedure for HCF4013BEY:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
HCF4013BEY Tags
-
SN74HC74DR
Texas Instruments
-
SN74HC74PWR
Texas Instruments
-
74LVC1G74GT,115
Nexperia USA Inc.
-
SN74LVC2G74DCUR
Texas Instruments
-
CD4013BM96
Texas Instruments
-
SN74HCT273PWR
Texas Instruments
-
SN74LVC1G74DCUR
Texas Instruments
-
SN74HC574DWR
Texas Instruments
-
74LVC1G74DC,125
Nexperia USA Inc.
-
SN74HC273DWR
Texas Instruments
-
SN74HCT574DWR
Texas Instruments
-
SN74LVC1G74DCTR
Texas Instruments
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
