STMicroelectronics HCF4013M013TR
- Part No.:
- HCF4013M013TR
- Manufacturer:
- STMicroelectronics
- Category:
- Flip Flops
- Package:
- 14-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
HCF4013M013TR.pdf
- Description:
- IC FF D-TYPE DUAL 1BIT 14SO
- Quantity:
- Payment:

- Shipping:

Inventory:4,933
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
HCF4013M013TR from STMicroelectronics is a dual D-type flip-flop IC with independent set/reset control, static operation (state retention at any clock level), 16 MHz typical toggle rate at 10 V, ±100 nA max input leakage at 18 V, and SO14 packaging. It serves as a synchronous storage element in digital logic systems requiring edge-triggered data latching, such as shift registers and binary counters.
For engineers reviewing the HCF4013M013TR datasheet, HCF4013M013TR pinout, HCF4013M013TR application, or HCF4013M013TR equivalent, key selection criteria include supply voltage range (3–20 V), propagation delay (45–300 ns depending on VDD), quiescent current (0.02–600 μA), and automotive-grade temperature tolerance (–55 °C to +125 °C).
Technical Context
The HCF4013M013TR implements two identical, electrically isolated CMOS D-type flip-flops, each with asynchronous active-high SET and RESET inputs, a positive-edge-triggered CLOCK input, and complementary Q/Q̅ outputs. Data transfer occurs only on the rising edge of CLOCK, while SET/RESET override clock timing and force immediate output states.
It operates across a wide VDD range (3–20 V) with symmetrical output drive (±1.15 mA IOH/IOL at 5 V), guaranteed noise margins (1 V min at 5 V), and ESD protection rated at 2 kV HBM. Its static core retains state indefinitely without clock activity, enabling low-power memory hold functionality.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 3 V to 20 V - supports legacy 5 V, industrial 10 V, and high-voltage 15 V logic systems without level-shifting. |
| Max Clock Frequency | 16 MHz (typ.) at VDD = 10 V - enables medium-speed synchronous logic in control sequencers and basic microcontroller peripherals. |
| Propagation Delay | 45 ns (min) to 300 ns (max) - varies with VDD; defines minimum clock period and setup/hold timing margins. |
| Input Leakage Current | ±100 nA max at VDD = 18 V, TA = 25 °C - ensures reliable high-impedance input behavior in battery-powered or high-impedance bias networks. |
| Operating Temperature | –55 °C to +125 °C - qualified for extended industrial and under-hood automotive environments without derating. |
| Output Drive Strength | ±1.15 mA (IOH/IOL) at VDD = 5 V - sufficient to drive TTL loads or fan-out to 10+ CMOS inputs directly. |
| ESD Rating | HBM: 2 kV, MM: 200 V, CDM: 1 kV - meets baseline robustness requirements for manual handling and board-level assembly. |
Pinout & Package
Package: SO14 (Small Outline, 14-pin, surface-mount). Dimensions per ST DocID2023 Rev 4: 8.55–8.75 mm length, 5.8–6.2 mm width, 1.75 mm height, 1.27 mm lead pitch.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 13 | Q1, Q2 | True data outputs - provide latched D-input value after positive clock edge; used for feedback in counters/toggles. |
| 2, 12 | Q̅1, Q̅2 | Inverted data outputs - complementary to Q; enables differential signaling or direct NAND/NOR logic interfacing. |
| 3, 11 | CLOCK1, CLOCK2 | Positive-edge-triggered clock inputs - initiate synchronous data capture; asynchronous SET/RESET take priority over clock. |
| 4, 10 | RESET1, RESET2 | Asynchronous active-high reset - forces Q = 0, Q̅ = 1 regardless of clock or D state; critical for power-on initialization. |
| 5, 9 | D1, D2 | Data inputs - sampled on rising clock edge; must be stable during setup/hold windows (7–40 ns depending on VDD). |
| 6, 8 | SET1, SET2 | Asynchronous active-high set - forces Q = 1, Q̅ = 0 immediately; used for presetting register states. |
| 7 | VSS | Negative supply (ground) - reference for all input thresholds and output logic levels; requires low-impedance PCB return path. |
| 14 | VDD | Positive supply - powers internal CMOS circuitry; bypass capacitor (100 nF) recommended near pin for noise immunity. |
Key Features
| Feature | Design Value |
|---|---|
| Static flip-flop operation | Retains stored state indefinitely with clock held high or low - eliminates need for continuous clocking in standby modes. |
| Set-reset capability | Independent asynchronous SET/RESET per flip-flop - enables deterministic initialization and fault recovery without clock dependency. |
| Wide supply range | 3–20 V operation - interoperable with 5 V TTL, 10 V industrial controllers, and 15 V analog subsystems. |
| Symmetrical output characteristics | Matched VOH/VOL and IOH/IOL - simplifies interface design to downstream logic families without external pull-ups/downs. |
| 100% quiescent current tested | Guaranteed IL ≤ 600 μA at VDD = 20 V - ensures predictable power budgeting in always-on monitoring circuits. |
Applications
| Industrial PLC I/O Modules | Automotive Body Control Units |
|---|---|
Use Scenario: Latching sensor status (e.g., door open/closed, seatbelt fastened) in real-time control loops with intermittent polling. IC Role / Device Role / Timing Role: Dual D-flip-flop provides synchronized, glitch-free storage of mechanical switch inputs sampled at system clock edges. Use Value: Asynchronous SET/RESET allows immediate fault clearing or forced safe state without waiting for next clock cycle. | Use Scenario: Implementing debounce logic and state memory for dashboard indicator drivers and lighting control sequencers. IC Role / Device Role / Timing Role: Each flip-flop stores one bit of LED pattern state; Q/Q̅ outputs drive complementary MOSFET gates for PWM dimming. Use Value: –55 °C to +125 °C rating ensures reliable operation in engine bay or cabin temperature extremes. |
| Legacy Computer Peripheral Interfaces | Consumer Appliance Control Logic |
Use Scenario: Building simple 2-bit shift registers for parallel-to-serial conversion in printer port expansion or keyboard matrix scanning. IC Role / Device Role / Timing Role: Cascaded Q→D connection forms toggle/counter functionality; CLOCK inputs synchronized to host controller timing. Use Value: 16 MHz max toggle rate supports data rates up to 8 Mbps in burst-mode transfers. | Use Scenario: Storing user-selectable operating modes (e.g., wash cycle, spin speed, temperature) in washing machine or microwave microcontrollers. IC Role / Device Role / Timing Role: Nonvolatile state retention via static CMOS core preserves settings during brief AC power interruptions. Use Value: Quiescent current as low as 0.02 μA at 5 V enables >10-year backup battery life in EEPROM-less designs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual D-type flip-flop applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| CD4013BE | Same function and pinout; PDIP14 package only; no AEC-Q100 qualification; wider VDD range (3–18 V vs. 3–20 V). | Not rated for –55 °C operation; limited to commercial/industrial ambient (0–70 °C or –40–85 °C). | Select when cost-sensitive prototyping or through-hole assembly is required and extended temperature is unnecessary. |
| MC14013BDR2G | Pin-compatible; SO14; specified for VDD = 3–18 V; lower max fCL (10 MHz typ. at 10 V); higher input leakage (±250 nA). | Lower ESD rating (1.5 kV HBM); not qualified to AEC-Q100; narrower temp range (–55 to +125 °C but no automotive screening). | Select when sourcing from ON Semiconductor's distribution channels is preferred and 16 MHz performance is not required. |
Compared with CD4013BE and MC14013BDR2G, the HCF4013M013TR offers superior high-voltage margin (20 V), tighter input leakage (100 nA), full automotive-grade temperature support, and verified 2 kV HBM ESD robustness - making it optimal for mission-critical industrial and automotive control nodes where long-term reliability outweighs marginal cost savings.
Availability
HCF4013M013TR is available at Aetrix Electronics and suitable for industrial PLC I/O modules, automotive body control units, and consumer appliance control logic requiring stable component supply across extended temperature ranges and multi-decade product lifecycles.
Supply support for HCF4013M013TR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing silicon solutions for smart driving, power management, and embedded processing.
The HCF4013 belongs to ST's legacy HCMOS logic family, engineered for robust, wide-supply-voltage digital interfacing in harsh environments where reliability, longevity, and thermal resilience are prioritized over ultra-high speed.
FAQ
What is the maximum clock frequency supported by the HCF4013M013TR?
The HCF4013M013TR supports a maximum clock toggle rate of 16 MHz (typical) at VDD = 10 V, 12 MHz (typical) at VDD = 15 V, and 7 MHz (typical) at VDD = 5 V, as specified in Table 7 of ST's DocID2023 Rev 4. These values assume CL = 50 pF and Tamb = 25 °C; actual usable frequency decreases with higher capacitive load or elevated temperature.
Can the HCF4013M013TR operate at 3.3 V supply voltage?
Yes - the HCF4013M013TR is fully specified down to VDD = 3 V per Table 5 (Recommended Operating Conditions). At 3.3 V, propagation delays increase (e.g., tPLH/tPHL ≈ 500–600 ns), and output drive weakens (IOL ≈ 0.2 mA), but logic thresholds remain valid and static operation is maintained. No external level shifting is needed for 3.3 V CMOS interfacing.
Does the HCF4013M013TR have built-in ESD protection?
Yes - the device includes integrated ESD protection networks on all inputs, with validated ratings of 2 kV (HBM), 200 V (MM), and 1 kV (CDM) per Section 1 of the datasheet. This meets standard handling requirements for automated assembly and field service, though external TVS diodes are still recommended for I/O lines exposed to connectors or cables.
How does the asynchronous SET/RESET functionality interact with the clock signal?
SET and RESET inputs are asynchronous and dominant: a high level on either forces immediate output transition (Q = 1 or Q = 0) regardless of CLOCK state or timing. They override all clock-triggered behavior and require no setup/hold time relative to CLOCK. Once released, the flip-flop resumes normal edge-triggered operation on the next rising clock edge.
HCF4013M013TR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- 4000
- Package/Case:
- 14-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Function:
- Set(Preset) and Reset
- Type:
- D-Type
- Output Type:
- Complementary
- Number of Elements:
- 2
- Number of Bits per Element:
- 1
- Clock Frequency:
- 24 MHz
- Max Propagation Delay @ V, Max CL:
- 90ns @ 15V, 50pF
- Trigger Type:
- Positive Edge
- Current - Output High, Low:
- 6.8mA, 6.8mA
- Voltage - Supply:
- 3V ~ 20V
- Current - Quiescent (Iq):
- 20 µA
- Input Capacitance:
- 5 pF
- Operating Temperature:
- -55°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-SO
HCF4013M013TR FAQ
1.How can I place an order for HCF4013M013TR through Aetrix?
Please submit a Request for Quotation (RFQ) for HCF4013M013TR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for HCF4013M013TR reliable?
The price and inventory of HCF4013M013TR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for HCF4013M013TR is usually 5 days.
3.What payment methods are accepted for HCF4013M013TR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for HCF4013M013TR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for HCF4013M013TR?
HCF4013M013TR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your HCF4013M013TR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for HCF4013M013TR?
For technical support, including HCF4013M013TR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your HCF4013M013TR requirements.
6.How does Aetrix verify that HCF4013M013TR is sourced from the original manufacturer or authorized distributors?
All HCF4013M013TR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that HCF4013M013TR meets industry standards.
7.What is the process for return or replacement of HCF4013M013TR?
All HCF4013M013TR units undergo pre-shipment inspection (PSI). If there is an issue with HCF4013M013TR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The HCF4013M013TR part is unused and in its original packaging.
Return procedure for HCF4013M013TR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
HCF4013M013TR Tags
-
SN74HC74DR
Texas Instruments

-
SN74HC74PWR
Texas Instruments

-
74LVC1G74GT,115
Nexperia USA Inc.

-
SN74LVC2G74DCUR
Texas Instruments
-
CD4013BM96
Texas Instruments

-
SN74HCT273PWR
Texas Instruments

-
SN74LVC1G74DCUR
Texas Instruments

-
SN74HC574DWR
Texas Instruments
-
74LVC1G74DC,125
Nexperia USA Inc.

-
SN74HC273DWR
Texas Instruments

-
SN74HCT574DWR
Texas Instruments

-
SN74LVC1G74DCTR
Texas Instruments
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

