Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Multivibrators

STMicroelectronics HCF4047BEY

Name: HCF4047BEY
Brand: STMicroelectronics
SKU: HCF4047BEY
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: HCF4047BEY

Manufacturer:: STMicroelectronics

Category:: Multivibrators

Package:: 14-DIP (0.300", 7.62mm)

Datasheet:: HCF4047BEY.pdf

Description:: IC MULTIVIBRATOR 125NS 14DIP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:2,870

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

HCF4047BEY from STMicroelectronics is a low-power CMOS monostable/astable multivibrator IC in 14-pin DIP package, supporting both edge-triggered monostable (retriggerable) and free-running astable operation with true/complemented buffered Q/Q̅ outputs and OSC output. It requires only one external R and C for timing, operates from 3V to 20V, and delivers ±100nA max input leakage at 18V - used in precision timing, pulse generation, and clock gating circuits.

For engineers reviewing the HCF4047BEY datasheet, HCF4047BEY pinout, HCF4047BEY application, or HCF4047BEY equivalent, key selection criteria include its dual-mode operation (monostable/astable), retrigger capability, RC-timed pulse width accuracy (t_M = 2.48RC typ.), oscillator output period (t_A = 4.40RC typ.), and guaranteed quiescent current up to 20V.

Technical Context

The HCF4047BEY integrates logic-gated astable multivibrator circuitry with dual-edge-triggered monostable functionality using internal flip-flops FF1–FF4. Its mode selection is controlled by combinations of ASTABLE, +TRIGGER, -TRIGGER, RETRIGGER, and EXTERNAL RESET inputs - enabling precise timing control without external logic.

Timing is determined solely by external R and C connected between pins 1 (C), 2 (R), and 3 (RC-COMMON); all modes require this network. The OSC output provides half-period timing reference, while Q/Q̅ deliver symmetrical, buffered complementary pulses with standardized drive strength (±1.36mA @ 5V).

Key Specifications

Parameter	Value and Actual Design Meaning
Supply Voltage Range	3 V to 20 V - supports wide industrial rail compatibility without level-shifting
Monostable Pulse Width (t_M)	2.48 × R × C (typ.) - enables predictable one-shot timing with <9.3% unit-to-unit variation
Astable Period (t_A)	4.40 × R × C (typ.) - defines free-running square-wave frequency; Q/Q̅ period = t_A, OSC period = t_A/2
Input Leakage Current	±0.1 µA max at V_DD = 18 V - ensures minimal timing drift from parasitic currents
Propagation Delay (Q/Q̅)	150 ns max @ V_DD = 15 V - guarantees sub-200 ns response for high-speed trigger events
Output Drive Capability	±1.1 mA @ V_DD = 10 V - sufficient to directly drive TTL loads or small capacitive buses
Duty Cycle Deviation	±0.5% @ V_DD = 5 V - maintains near-ideal symmetry for clocking and sampling applications

Pinout & Package

Package: Plastic DIP-14 (dual in-line package), 20.0 mm × 8.5 mm body, 2.54 mm lead pitch, JEDEC MS-001 compliant.

Pin/Terminal	Circuit Role	Design Meaning
1 (C)	External Timing Capacitor Connection	Connects to timing capacitor; forms RC network with pin 2 and 3 for all operating modes
2 (R)	External Timing Resistor Connection	Connects to timing resistor; value sets pulse width/frequency with pin 1 and 3
3 (RC-COMMON)	RC Network Common Node	Reference node shared by external R and C; must be tied to no other signal
4 (ASTABLE)	Complement Astable Output Enable	High-level enables gatable astable mode with inverted output polarity
5 (ASTABLE)	True Astable Output Enable	High-level enables gatable astable mode with non-inverted output polarity
6 (-TRIGGER)	Negative-Edge Trigger Input	Accepts trailing-edge pulses for monostable activation when +TRIGGER = HIGH
8 (+TRIGGER)	Positive-Edge Trigger Input	Accepts leading-edge pulses for monostable activation when -TRIGGER = LOW
9 (EXT. RESET)	Asynchronous Reset Input	Active-HIGH resets Q/Q̅ to stable state; terminates output pulse immediately
12 (RETRIGGER)	Retrigger Control Input	Enables retriggerable monostable mode when pulsed synchronously with +TRIGGER
13 (OSC. OUT)	Oscillator Output	Provides timing reference at half the Q/Q̅ frequency; not guaranteed 50% duty cycle
10, 11 (Q, Q̅)	Complementary Buffered Outputs	True and complemented, symmetrical, buffered outputs - drive logic or small loads directly
7 (V_SS)	Negative Supply Terminal	Ground reference for all internal circuitry and I/O; must be connected to system GND
14 (V_DD)	Positive Supply Terminal	Primary power supply input; supports up to 20 V DC with full parametric rating

Key Features

Feature	Design Value
Single-R/C Timing Network	Eliminates need for multiple timing components - reduces BOM count and layout area
Retriggerable Monostable Mode	Extends output pulse duration on successive triggers - ideal for missing-pulse detection or variable-width gating
Buffered Q/Q̅ and OSC Outputs	Prevents loading effects on timing network - maintains RC accuracy across varying load conditions
100% Quiescent Current Tested	Ensures verified low-power standby behavior - critical for battery-powered or energy-sensitive systems
JEDEC JESD13B Compliant	Guarantees interoperability with legacy B-series CMOS logic families - simplifies mixed-technology designs

Applications

Industrial Timer Modules

Pulse Width Modulation (PWM) Signal Generation

Use Scenario: Generating precise on/off intervals for motor start-up delay, conveyor belt sequencing, or solenoid actuation in factory automation.

IC Role / Device Role / Timing Role: Monostable multivibrator providing user-adjustable, RC-set single-shot delays with retrigger capability for adaptive timing.

Use Value: Enables deterministic, repeatable timing without microcontroller intervention - reduces firmware complexity and improves real-time reliability.

Use Scenario: Creating fixed-frequency, variable-duty-cycle PWM signals for LED dimming, fan speed control, or analog voltage synthesis in embedded systems.

IC Role / Device Role / Timing Role: Astable multivibrator generating base clock, with external gating via ASTABLE inputs to modulate effective duty cycle.

Use Value: Delivers hardware-based PWM with sub-microsecond jitter - avoids software timing overhead and CPU resource contention.

Power-On Reset Circuitry

Frequency Division & External Counter Interface

Use Scenario: Ensuring clean, glitch-free initialization of digital logic after power application in instrumentation or telecom equipment.

IC Role / Device Role / Timing Role: Monostable configured as power-on reset generator, triggered by V_DD ramp with EXTERNAL RESET holding outputs inactive until stabilization.

Use Value: Provides programmable reset pulse width independent of supply rise time - eliminates need for RC-based reset ICs.

Use Scenario: Extending monostable pulse width beyond RC limits using binary counters (e.g., CD4020) in test equipment or waveform generators.

IC Role / Device Role / Timing Role: Q output drives counter clock; counter output feeds back to ASTABLE input to multiply pulse duration digitally.

Use Value: Achieves long-duration pulses (e.g., seconds) with small, stable timing capacitors - avoids large electrolytics and leakage errors.

Equivalent & Alternatives

The following parts are listed as comparable options for similar monostable/astable multivibrator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
CD4047BE	Same pinout and function but higher quiescent current (100 µA max @ 15 V vs. 4 µA for HCF4047BEY); no 20 V rating	Limited to ≤15 V systems; less suitable for high-voltage industrial rails or low-power battery use	Select when legacy CD4000-series compatibility is required and supply voltage stays ≤15 V
74HC4047	Higher speed (t_PLH = 20 ns @ 5 V), but narrower V_DD range (2–6 V); no retrigger mode support	Not usable in 12 V/20 V systems; lacks retrigger functionality needed for pulse-stretching applications	Select only for 5 V logic systems requiring faster propagation and no retrigger requirement

Compared with CD4047BE and 74HC4047, the HCF4047BEY uniquely combines 3–20 V operation, retrigger capability, ultra-low leakage (<0.1 µA), and JEDEC B-series compliance - making it the sole choice for robust, wide-supply, retriggerable timing in industrial and automotive-adjacent designs.

Availability

HCF4047BEY is available at Aetrix Electronics and suitable for industrial timer modules, power-on reset circuitry, PWM signal generation, and frequency division applications requiring stable component supply across extended temperature and voltage ranges.

Supply support for HCF4047BEY includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing analog, digital, and mixed-signal ICs for industrial, automotive, and consumer markets.

The HCF4047BEY belongs to ST's legacy HCMOS logic family, engineered for high-noise-immunity, low-power timing applications where reliability across wide voltage and temperature ranges is essential.

FAQ

What is the minimum external capacitor value recommended for stable monostable operation?

The datasheet specifies C > 1000 pF for monostable mode to minimize error from stray capacitance. Using smaller values increases sensitivity to PCB layout parasitics and degrades pulse width accuracy. Ceramic NP0/C0G types are preferred for stability over temperature and voltage.

Can the HCF4047BEY generate a precise 50% duty cycle square wave?

No - only the Q and Q̅ outputs provide symmetrical, standardized characteristics with ±0.5% duty deviation at 5 V. The OSC output has no duty cycle guarantee and exhibits inherent asymmetry due to internal logic path differences; it is intended as a timing reference, not a clock source.

How does the EXTERNAL RESET input behave during power-up?

A high-level reset pulse must be applied to pin 9 during V_DD ramp-up to ensure defined initial state. Without it, outputs may power up in metastable or undefined states. The input is asynchronous and overrides all timing functions - asserting it forces Q = LOW and Q̅ = HIGH regardless of mode.

Is the HCF4047BEY compatible with 3.3 V logic systems?

Yes - the device operates down to 3 V with full parametric rating, including VIH/VIL thresholds scaled proportionally (VIH = 1.5 V min @ 5 V → ~1.0 V min @ 3.3 V). However, propagation delays increase and output drive weakens; verify timing margins using the 3 V row in the DC specs table.

HCF4047BEY Specifications

Product attributes: Attribute value

Manufacturer:: STMicroelectronics

Series:: 4000B

Package/Case:: 14-DIP (0.300", 7.62mm)

Packaging:: Tube

Product Status:: Obsolete

Logic Type:: Astable, Monostable

Independent Circuits:: 1

Schmitt Trigger Input:: No

Propagation Delay:: 125 ns

Current - Output High, Low:: 6.8mA, 6.8mA

Voltage - Supply:: 3 V ~ 20 V

Operating Temperature:: -55°C ~ 125°C

Grade:: -

Qualification:: -

Mounting Type:: Through Hole

Supplier Device Package:: 14-DIP

HCF4047BEY FAQ

1.How can I place an order for HCF4047BEY through Aetrix?

Please submit a Request for Quotation (RFQ) for HCF4047BEY on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for HCF4047BEY reliable?

The price and inventory of HCF4047BEY are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for HCF4047BEY is usually 5 days.

3.What payment methods are accepted for HCF4047BEY?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for HCF4047BEY transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for HCF4047BEY?

HCF4047BEY orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your HCF4047BEY order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for HCF4047BEY?

For technical support, including HCF4047BEY datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your HCF4047BEY requirements.

6.How does Aetrix verify that HCF4047BEY is sourced from the original manufacturer or authorized distributors?

All HCF4047BEY products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that HCF4047BEY meets industry standards.

7.What is the process for return or replacement of HCF4047BEY?

All HCF4047BEY units undergo pre-shipment inspection (PSI). If there is an issue with HCF4047BEY, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The HCF4047BEY part is unused and in its original packaging.

Return procedure for HCF4047BEY:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…