STMicroelectronics HCF4098BEY
- Part No.:
- HCF4098BEY
- Manufacturer:
- STMicroelectronics
- Category:
- Multivibrators
- Package:
- 16-DIP (0.300", 7.62mm)
- Datasheet:
-
HCF4098BEY.pdf
- Description:
- IC MULTIVIBRATOR 100NS 16DIP
- Quantity:
- Payment:

- Shipping:

Inventory:4,069
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
HCF4098BEY from STMicroelectronics is a dual retriggerable/resettable monostable multivibrator in 16-pin DIP package, operating from 3 V to 20 V supply. It delivers precision one-shot timing with independent trigger/reset propagation delays (e.g., 100–500 ns), buffered Q/Q̅ outputs per channel, and external RC control (RX ≥ 5 kΩ, CX ≤ 100 µF) enabling pulse widths from microseconds to seconds. Used in digital timing control, debounce circuits, and pulse shaping in industrial logic systems.
For engineers reviewing the HCF4098BEY datasheet, HCF4098BEY pinout, HCF4098BEY application, or HCF4098BEY equivalent, key selection criteria include retriggerability mode configuration, edge-triggering flexibility (+TR/-TR), reset polarity (active-low), output drive capability (±1.3 mA at VDD = 5 V), and temperature-stable pulse width accuracy (±2.5% over –55 °C to +125 °C).
Technical Context
The HCF4098BEY implements two independent CMOS monostable sections, each supporting both leading-edge (+TR) and trailing-edge (–TR) triggering via separate inputs. Trigger and reset propagation delays are decoupled from external RC timing components, ensuring consistent timing behavior across voltage and temperature.
Each section features active-low asynchronous RESET, buffered complementary Q/Q̅ outputs, and configurable retriggerable or non-retriggerable operation via internal feedback routing (e.g., Q→–TR for leading-edge non-retriggerable mode). Timing equation T = 0.5 × RX × CX applies for CX > 0.01 µF, with guaranteed stability over JEDEC B-series specifications.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 3 V to 20 V - supports wide-battery and industrial rail compatibility without level-shifting |
| Output Pulse Width Accuracy | ±2.5% typical over –55 °C to +125 °C - enables reliable timing in harsh environments |
| Trigger Propagation Delay | 100–500 ns (VDD = 5–15 V) - ensures fast response to input edges independent of RC values |
| Reset Propagation Delay | 75–450 ns (VDD = 5–15 V) - guarantees deterministic pulse termination regardless of timing components |
| Input Leakage Current | ±0.1 µA max at VDD = 18 V - minimizes RC timing drift and power loss in high-impedance networks |
| Output Drive Capability | ±1.3 mA (VDD = 5 V), ±2.8 mA (VDD = 15 V) - directly interfaces with TTL/CMOS loads without buffering |
| Quiescent Current | 0.02–0.04 µA typical at VDD = 5–20 V - enables ultra-low-power standby in battery-operated systems |
Pinout & Package
Package: 16-pin plastic DIP (0.3-inch width), JEDEC MS-001, body dimensions 20.0 × 8.5 mm, lead pitch 2.54 mm.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 15 | CX1, CX2 | External timing capacitor connections - sets pulse width with RX; requires stable low-leakage dielectric |
| 2, 14 | RXCX1, RXCX2 | External timing resistor to VDD - defines time constant with CX; min 5 kΩ prevents excessive current |
| 3, 13 | RESET1, RESET2 | Active-low asynchronous reset - forces Q low and Q̅ high immediately, overriding ongoing timing cycle |
| 4, 12 | +TR1, +TR2 | Positive-edge trigger inputs - initiate or extend output pulse on rising edge; unused must tie to VSS |
| 5, 11 | –TR1, –TR2 | Negative-edge trigger inputs - initiate or extend output pulse on falling edge; unused must tie to VDD |
| 6, 7 | Q1, Q̅1 | Buffered complementary outputs for mono 1 - drive fan-out ≥ 10 CMOS loads; no external pull-ups needed |
| 9, 10 | Q̅2, Q2 | Buffered complementary outputs for mono 2 - identical drive strength and noise immunity as channel 1 |
| 8 | VSS | Negative supply reference - common ground return for all internal logic and output stages |
| 16 | VDD | Positive supply input - powers both monostables; bypass capacitor recommended near pin |
Key Features
| Feature | Design Value |
|---|---|
| Retriggerable/Resettable Operation | Enables dynamic pulse extension or forced termination mid-cycle - critical for adaptive timing in interrupt-driven firmware |
| Edge-Selectable Triggering | Separate +TR and –TR inputs allow precise synchronization to either rising or falling signal transitions |
| Independent Trigger/Reset Delays | Timing predictability preserved across supply and temperature - eliminates RC-dependent delay variation in real-time systems |
| Wide Supply Range (3–20 V) | Eliminates need for dedicated voltage regulators in mixed-rail designs - simplifies power architecture |
| Buffered Complementary Outputs | Reduces external component count by providing both true and inverted logic levels with matched drive strength |
Applications
| Industrial Pushbutton Debounce | Digital Signal Edge Detection |
|---|---|
Use Scenario: Mechanical switch inputs in PLC I/O modules generate contact bounce lasting 1–10 ms. IC Role / Device Role / Timing Role: Monostable section acts as hardware-based debouncer with fixed 5 ms pulse width set by RX = 100 kΩ, CX = 100 nF. Use Value: Eliminates microcontroller polling or software filtering; ensures single clean edge per press with <1 µs jitter. | Use Scenario: Detecting rising/falling edges of asynchronous serial data or sensor interrupts. IC Role / Device Role / Timing Role: One section triggered on +TR for rising edge, second on –TR for falling edge - generating synchronized strobes. Use Value: Provides deterministic edge-aligned pulses with sub-500 ns delay variation - enables precise timestamping in data acquisition. |
| Pulse Width Modulation (PWM) Gate Control | Power-On Reset Sequencing |
Use Scenario: Generating fixed-width gate enable pulses for MOSFET drivers in DC-DC converters. IC Role / Device Role / Timing Role: Q output drives gate driver enable; RESET tied to system fault signal to abort switching cycle instantly. Use Value: Guarantees maximum on-time limit (e.g., 2 µs) to prevent shoot-through; reset latency <150 ns ensures safety compliance. | Use Scenario: Coordinating power-up sequencing of multi-rail FPGA or ASIC supplies. IC Role / Device Role / Timing Role: RESET inputs tied to individual rail monitors; Q outputs delay enable signals by calibrated intervals (e.g., 10 ms, 50 ms). Use Value: Replaces discrete RC networks with temperature-stable, repeatable delays - improves yield and reduces board space. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual monostable multivibrator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| CD4098BE | Same pinout and function but lower VDD max (18 V vs. 20 V); wider propagation delay spread (±30% vs. ±25%) | Suitable for 5–15 V systems where extended voltage margin is unnecessary | Prefer when legacy CD4000-series compatibility is required and 20 V operation is not needed |
| 74HC4538N | Higher speed (tPLH ≈ 15 ns @ 5 V), but non-retriggerable only; no –TR input; different pinout | Better for high-frequency pulse generation where retriggering is not required | Select when nanosecond-level timing precision outweighs retriggerability and edge-select flexibility |
Compared with CD4098BE and 74HC4538N, the HCF4098BEY offers unique retriggerable operation with independent edge-select inputs and superior voltage range - making it optimal for adaptive timing in industrial control and robust power-on sequencing.
Availability
HCF4098BEY is available at Aetrix Electronics and suitable for industrial pushbutton debounce, digital signal edge detection, and power-on reset sequencing requiring stable component supply across extended temperature and voltage ranges.
Supply support for HCF4098BEY includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, specializing in automotive, industrial, and power management ICs with strong analog/mixed-signal heritage.
The HCF4098B belongs to ST's legacy CMOS logic family designed for high-reliability timing applications in industrial automation, instrumentation, and embedded control - emphasizing wide-voltage operation, temperature stability, and JEDEC-compliant robustness.
FAQ
What is the minimum external resistor value for stable timing with HCF4098BEY?
The minimum external resistor (RX) is 5 kΩ, as specified in the datasheet. Using lower values risks excessive current draw through the internal timing path, increased power dissipation, and potential timing inaccuracy due to internal node loading. At VDD = 20 V, RX < 5 kΩ may exceed safe power limits per output transistor (100 mW).
How do I configure HCF4098BEY for non-retriggerable operation?
For non-retriggerable mode using leading-edge trigger (+TR), connect Q output to the –TR input of the same section. For trailing-edge trigger (–TR), connect Q to +TR. This feedback forces the monostable to ignore subsequent triggers until the current pulse completes, establishing fixed-duration output independent of input frequency.
Can HCF4098BEY operate reliably at –55 °C?
Yes - the device is fully characterized from –55 °C to +125 °C. Pulse width accuracy remains within ±2.5% at –55 °C when CX = 1000 pF and RX = 100 kΩ, and quiescent current stays below 30 µA at VDD = 5 V. All DC and dynamic parameters meet specification across this full range.
What is the purpose of tying unused –TR inputs to VDD?
Tying unused –TR inputs to VDD holds them at a logic-high level, preventing floating nodes that could cause unintended triggering from noise. Since –TR responds to falling edges, a static high state disables its function safely - unlike +TR, which must be tied to VSS (logic-low) to avoid spurious rising-edge detection.
HCF4098BEY Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- 4000B
- Package/Case:
- 16-DIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Logic Type:
- Monostable
- Independent Circuits:
- 2
- Schmitt Trigger Input:
- No
- Propagation Delay:
- 100 ns
- Current - Output High, Low:
- 6.8mA, 6.8mA
- Voltage - Supply:
- 3 V ~ 20 V
- Operating Temperature:
- -55°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 16-DIP
HCF4098BEY FAQ
1.How can I place an order for HCF4098BEY through Aetrix?
Please submit a Request for Quotation (RFQ) for HCF4098BEY on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for HCF4098BEY reliable?
The price and inventory of HCF4098BEY are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for HCF4098BEY is usually 5 days.
3.What payment methods are accepted for HCF4098BEY?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for HCF4098BEY transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for HCF4098BEY?
HCF4098BEY orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your HCF4098BEY order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for HCF4098BEY?
For technical support, including HCF4098BEY datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your HCF4098BEY requirements.
6.How does Aetrix verify that HCF4098BEY is sourced from the original manufacturer or authorized distributors?
All HCF4098BEY products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that HCF4098BEY meets industry standards.
7.What is the process for return or replacement of HCF4098BEY?
All HCF4098BEY units undergo pre-shipment inspection (PSI). If there is an issue with HCF4098BEY, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The HCF4098BEY part is unused and in its original packaging.
Return procedure for HCF4098BEY:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
HCF4098BEY Tags

-
SN74LVC1G123DCUR
Texas Instruments
-
CD4047BM96
Texas Instruments

-
SN74LVC1G123DCTR
Texas Instruments
-
CD74HC221M96
Texas Instruments

-
CD14538BE
Texas Instruments

-
SN74LVC1G123YZPR
Texas Instruments

-
SN74LVC1G123DCUT
Texas Instruments
-
MC14538BDR2G
onsemi

-
74VHC123AMX
onsemi

-
LTC6993CS6-2#TRMPBF
Analog Devices Inc.

-
LTC6993CS6-3#TRMPBF
Analog Devices Inc.

-
LTC6993CS6-1#TRMPBF
Analog Devices Inc.
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
