Renesas HD64F3687HV
- Part No.:
- HD64F3687HV
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 64-BQFP
- Datasheet:
-
HD64F3687HV.pdf
- Description:
- IC MCU 16BIT 56KB FLASH 64QFP
- Quantity:
- Payment:

- Shipping:

Inventory:4,046
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
HD64F3687HV from Renesas Electronics is a 16-bit single-chip microcomputer in the H8/300H Tiny Series, featuring an H8/300H CPU core with H8/300 instruction set compatibility, 64 KB on-chip ROM, 4 KB RAM, and integrated peripherals including UART, timer/counters, and I/O ports - used in industrial control panels and embedded instrumentation requiring deterministic real-time response.
For engineers reviewing the HD64F3687HV datasheet, HD64F3687HV pinout, HD64F3687HV application, or HD64F3687HV equivalent, key selection criteria include its 64-pin QFP package, 20 MHz max operating frequency, ROM-based program storage, low-power sleep/standby modes, and support for on-board programming via SCI channel 1 in boot mode.
Technical Context
The HD64F3687HV implements the H8/300H CPU architecture with 16-bit data bus and 24-bit address space, supporting both big-endian memory layout and multiple exception vectors including reset, NMI, and 32 interrupt sources. Its system clock generator accepts external crystal (1–20 MHz), ceramic resonator, or external clock input, while the subclock generator supports 32.768 kHz crystal for RTC functions.
Power management includes four low-power modes - Sleep, Standby, Subsleep, and Subactive - controlled by SYSCR1/SYSCR2 and MSTCR1/MSTCR2 registers. Peripheral modules are selectively disabled via module standby control to reduce current consumption, with wake-up capability from external interrupts or internal timers.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | H8/300H 16-bit RISC core, instruction-compatible with H8/300, enabling legacy code reuse |
| Max Operating Frequency | 20 MHz at VCC = 5 V, defining real-time execution bandwidth for control loops |
| On-Chip Memory | 64 KB ROM (mask-programmed or flash-equivalent), 4 KB RAM - eliminates external memory interface |
| Package | 64-pin plastic QFP (14 × 14 mm, 0.8 mm pitch) - standard surface-mount footprint for industrial PCBs |
| I/O Ports | 52 programmable CMOS I/O pins across 7 ports (P0–P7), configurable as input/output or peripheral function |
| Peripherals | 2x 16-bit timer/counters, 1x UART (SCI), watchdog timer, clock pulse generators, and address break logic |
| Power Modes | Active, Sleep, Standby, Subsleep, Subactive - enables <10 µA standby current with wake-up on interrupt |
Pinout & Package
HD64F3687HV is housed in a 64-pin plastic QFP (Quad Flat Package) with 0.8 mm lead pitch, JEDEC MS-026 compliant, suitable for reflow soldering and industrial thermal cycling.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, VSS | Power supply and ground | Dual 5 V supply pins (VCC1/VCC2) and multiple VSS pins ensure stable core/peripheral voltage distribution |
| XTAL, EXTAL | System clock input | Connects to 1–20 MHz crystal or external clock source; determines CPU timing base and peripheral baud rates |
| CLKOUT | Clock output | Drives external logic or test equipment with buffered system clock signal |
| RESET | Reset input | Active-low asynchronous reset; must be held low ≥1024 cycles after power stabilization |
| NMI | Non-maskable interrupt | Reserved for on-chip emulator (E7/E8); not available for user application when debugging hardware is attached |
| P21/P22 | SCI channel 1 I/O | RXD/TXD pins for UART communication; used in boot mode for on-board programming |
| P85–P87 | Emulator interface | Reserved for E7/E8 debugger; unavailable for general I/O unless external hardware bypasses emulator signals |
Key Features
| Feature | Design Value |
|---|---|
| On-chip ROM with mask-programmable option | Enables secure, tamper-resistant firmware deployment without external memory components |
| Multiple low-power operation modes | Reduces active current to ~15 mA and standby current to <10 µA, extending battery life in portable instruments |
| Integrated SCI UART with boot-mode programming | Allows field firmware updates via serial interface without requiring dedicated programmer hardware |
| Dedicated address break and debug support | Facilitates hardware-assisted debugging with breakpoint address/data matching during development |
| Configurable I/O port functions | Each port pin can be assigned to GPIO, timer input/capture, UART, or external interrupt - maximizing pin utility |
Applications
| Industrial Control Panel | Embedded Data Logger |
|---|---|
Use Scenario: Front-panel controller for PLC I/O modules with LED indicators, push-button inputs, and RS-485 communication. IC Role / Device Role / Timing Role: Main system controller executing ladder logic interpreter and managing real-time I/O scanning at 10 ms intervals. Use Value: On-chip 64 KB ROM stores compiled control firmware; 52 I/O pins directly drive LEDs and read buttons without glue logic. | Use Scenario: Battery-powered environmental sensor node recording temperature/humidity every 30 seconds and transmitting via UART to gateway. IC Role / Device Role / Timing Role: Central data acquisition unit coordinating ADC sampling, RTC time-stamping, and low-power UART transmission bursts. Use Value: Subsleep mode draws <10 µA between samples; integrated 32.768 kHz subclock enables accurate timekeeping without external oscillator. |
| Test Equipment Interface | Medical Diagnostic Instrument |
Use Scenario: Signal conditioning and protocol translation board connecting analog test probes to USB host PC via UART-to-USB bridge. IC Role / Device Role / Timing Role: Real-time analog front-end controller synchronizing ADC conversion with UART packet framing. Use Value: 20 MHz CPU provides sufficient MIPS to process 12-bit ADC data and generate ASCII-formatted telemetry packets at 115.2 kbps. | Use Scenario: Portable blood glucose meter with LCD display, button interface, and SD card logging - certified for Class II medical devices. IC Role / Device Role / Timing Role: Safety-monitored application processor handling user input, sensor reading, calibration, and non-volatile result storage. Use Value: ROM-based firmware prevents runtime corruption; watchdog timer and reset supervision meet IEC 62304 software safety requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 16-bit microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| HD64F3687F | Same core and peripherals, but 48-pin LQFP package and 32 KB ROM | Lower pin count and reduced memory limit suitability for simpler control tasks | Select when board space is constrained and firmware size ≤32 KB |
| HD64F3684 | Same family, 64-pin QFP, but 32 KB ROM and no subclock generator | Lacks 32.768 kHz RTC support; requires external oscillator for timekeeping | Choose when RTC functionality is unnecessary and cost optimization is critical |
Compared with HD64F3687F and HD64F3684, the HD64F3687HV offers full 64 KB ROM capacity and integrated subclock generation in the same 64-pin QFP footprint - making it optimal for feature-complete, time-aware embedded controllers where firmware growth headroom and autonomous timekeeping are required.
Availability
HD64F3687HV is available at Aetrix Electronics and suitable for industrial control panels, embedded data loggers, test equipment interfaces, and medical diagnostic instruments requiring stable component supply and long-term obsolescence management.
Supply support for HD64F3687HV includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a Japanese semiconductor manufacturer specializing in microcontrollers, analog, and power devices for industrial, automotive, and infrastructure markets.
The HD64F3687HV belongs to the H8/300H Tiny Series - designed for cost-sensitive, resource-constrained embedded systems requiring deterministic real-time performance, low power, and high integration without external memory.
FAQ
What is the maximum operating frequency of the HD64F3687HV?
The HD64F3687HV operates at a maximum frequency of 20 MHz when powered at VCC = 5 V. This frequency is derived from the system clock generator, which supports external crystal (1–20 MHz), ceramic resonator, or direct clock input. The CPU executes instructions at this rate, enabling real-time control loops with sub-50 µs interrupt latency. HD64F3687HV maintains timing integrity across its full temperature range (−20°C to +75°C) under specified supply conditions.
Does the HD64F3687HV support in-system programming?
Yes, the HD64F3687HV supports on-board programming via its SCI channel 1 (P21/RXD, P22/TXD) when configured in boot mode. This allows firmware updates without removing the device from the PCB or using external programmers. The process requires asserting the appropriate boot mode pins at reset and sending a defined command sequence over UART. HD64F3687HV's on-chip ROM is mask-programmed, so boot-mode programming applies only to development and initial provisioning - not field rewrites.
What power-saving modes does the HD64F3687HV offer?
The HD64F3687HV provides four low-power modes: Sleep, Standby, Subsleep, and Subactive - controlled by SYSCR1, SYSCR2, MSTCR1, and MSTCR2 registers. In Standby mode, current drops below 10 µA while retaining RAM contents and allowing wake-up via external interrupt or timer. Subsleep uses the 32.768 kHz subclock for ultra-low-power periodic wake-up. HD64F3687HV's module standby function lets designers disable unused peripherals individually to further minimize leakage.
Is the HD64F3687HV pin-compatible with other H8/3687 series variants?
No, the HD64F3687HV is not universally pin-compatible across all H8/3687 series variants. While it shares the 64-pin QFP package with HD64F3687 and HD64F3687G, differences exist in NC pin assignments and emulator-reserved pins (e.g., P85–P87). HD64F3687F uses a 48-pin LQFP package and is physically incompatible. HD64F3687HV's pin functions align with the H8/3687N variant per the Hardware Manual Rev.5.00, confirming identical pinout within that subgroup.
What is the role of the subclock generator in the HD64F3687HV?
The subclock generator in the HD64F3687HV supports a 32.768 kHz crystal resonator for low-power timekeeping functions, such as real-time clock (RTC) operation during Sleep or Standby modes. It operates independently of the main system clock, enabling time-synchronized wake-up events without powering the full CPU. This circuit is absent in HD64F3684 and is a distinguishing feature of HD64F3687HV and HD64F3687N. HD64F3687HV uses this subclock to maintain accurate time stamps in battery-backed applications like data loggers.
HD64F3687HV Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 64-BQFP
- Series:
- H8® H8/300H Tiny
- Packaging:
- Tray
- Product Status:
- Last Time Buy
- Programmable:
- Not Verified
- Core Processor:
- H8/300H
- Core Size:
- 16-Bit
- Speed:
- 20MHz
- Connectivity:
- I2C, SCI
- Peripherals:
- PWM, WDT
- Number of I/O:
- 45
- Program Memory Size:
- 56KB (56K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 4K x 8
- Voltage - Supply (Vcc/Vdd):
- 3V ~ 5.5V
- Data Converters:
- A/D 8x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -20°C ~ 75°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
HD64F3687HV FAQ
1.How can I place an order for HD64F3687HV through Aetrix?
Please submit a Request for Quotation (RFQ) for HD64F3687HV on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for HD64F3687HV reliable?
The price and inventory of HD64F3687HV are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for HD64F3687HV is usually 5 days.
3.What payment methods are accepted for HD64F3687HV?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for HD64F3687HV transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for HD64F3687HV?
HD64F3687HV orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your HD64F3687HV order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for HD64F3687HV?
For technical support, including HD64F3687HV datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your HD64F3687HV requirements.
6.How does Aetrix verify that HD64F3687HV is sourced from the original manufacturer or authorized distributors?
All HD64F3687HV products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that HD64F3687HV meets industry standards.
7.What is the process for return or replacement of HD64F3687HV?
All HD64F3687HV units undergo pre-shipment inspection (PSI). If there is an issue with HD64F3687HV, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The HD64F3687HV part is unused and in its original packaging.
Return procedure for HD64F3687HV:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
HD64F3687HV Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

