NXP Semiconductors HEC4013BT,112
- Part No.:
- HEC4013BT,112
- Manufacturer:
- NXP Semiconductors
- Category:
- Flip Flops
- Package:
- 14-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
HEC4013BT,112.pdf
- Description:
- IC FF D-TYPE DUAL 1BIT 14SO
- Quantity:
- Payment:

- Shipping:

Inventory:2,964
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
HEC4013BT,112 from Nexperia is a dual D-type flip-flop with independent asynchronous set and clear inputs, positive-edge clock triggering, and Schmitt-trigger clock inputs for robust timing in noisy environments. It operates across 3.0 V to 15.0 V supply, supports -40 °C to +125 °C ambient, and delivers 5 V/10 V/15 V parametric ratings - used in binary counters, shift registers, and toggle configurations.
For engineers reviewing the HEC4013BT,112 datasheet, HEC4013BT,112 pinout, HEC4013BT,112 application, or HEC4013BT,112 equivalent, key selection factors include its dual independent flip-flop architecture, edge-triggered clock with Schmitt input, wide voltage range, industrial temperature rating, and SO14 package compatibility with legacy 4000-series logic designs.
Technical Context
The HEC4013BT,112 implements two identical, electrically isolated CMOS D-type flip-flops, each with separate data (D), clock (CP), set-direct (SD), and clear-direct (CD) inputs plus true (Q) and complement (Q̅) outputs. Clock inputs feature Schmitt-trigger action to tolerate slow rise/fall times without false triggering.
Each flip-flop responds only on LOW-to-HIGH clock transitions; asynchronous SD and CD inputs override clock action and are active HIGH. The device supports fully static operation, enabling stable latching at zero clock frequency, and includes input clamp diodes for overvoltage protection when interfacing to signals exceeding VDD.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 3.0 V to 15.0 V - enables direct interface with 5 V, 10 V, and 12 V systems without level shifting |
| Operating Temperature | -40 °C to +125 °C - qualified for under-hood automotive, industrial control, and harsh-environment applications |
| Propagation Delay (15 V) | 30 ns (typ) CP→Q - supports up to 40 MHz maximum clock frequency at full rail |
| Input Thresholds | VIH = 11.0 V, VIL = 4.0 V @ VDD = 15 V - ensures noise margin >3 V in high-voltage operation |
| Output Drive Strength | IOH/IOL = ±2.4 mA @ VDD = 15 V - sufficient to drive multiple CMOS loads or small capacitive buses |
| Static Current | IDD ≤ 120 μA @ 125 °C - ultra-low quiescent power for battery-backed or always-on logic |
| ESD Protection | HBM >2000 V, CDM >1000 V - meets JEDEC JS-001/JS-002 for reliable handling in manufacturing |
Pinout & Package
HEC4013BT,112 is supplied in SO14 (SOT108-1) plastic small outline package: 14-pin, 3.9 mm body width, 1.27 mm pitch, gull-wing leads, RoHS-compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 13 | 1Q / 2Q | True output of Flip-Flop 1 / Flip-Flop 2 - provides non-inverted stored data state |
| 2, 12 | 1Q̅ / 2Q̅ | Complement output of Flip-Flop 1 / Flip-Flop 2 - provides inverted stored data state |
| 3, 11 | 1CP / 2CP | Clock input (LOW-to-HIGH edge-triggered) - Schmitt-triggered for noise immunity and slow-edge tolerance |
| 4, 10 | 1CD / 2CD | Asynchronous clear-direct input (active HIGH) - forces Q = LOW regardless of clock or D state |
| 5, 9 | 1D / 2D | Data input - sampled on rising clock edge and latched into Q/Q̅ outputs |
| 6, 8 | 1SD / 2SD | Asynchronous set-direct input (active HIGH) - forces Q = HIGH regardless of clock or D state |
| 7 | VSS | Ground reference (0 V) - common return for all internal circuitry and I/O |
| 14 | VDD | Positive supply voltage - powers both flip-flops and input/output buffers |
Key Features
| Feature | Design Value |
|---|---|
| Wide supply range (3–15 V) | Eliminates need for external voltage regulators in mixed-rail systems and simplifies design across 5 V/10 V/12 V platforms |
| Schmitt-trigger clock inputs | Enables reliable operation with RC-generated clocks or slow microcontroller GPIO edges without external hysteresis components |
| Asynchronous set/clear per flip-flop | Allows independent initialization or forced state reset without clock synchronization or global reset signal routing |
| Industrial temperature grade (-40 to +125 °C) | Supports deployment in motor drives, power supplies, and factory automation where ambient thermal stress exceeds commercial limits |
| JEDEC JESD13-B compliance | Ensures interoperability with legacy 4000B-series logic families and compatibility with established PCB layout practices |
Applications
| Binary Ripple Counter | Shift Register Stage |
|---|---|
Use Scenario: Cascaded HEC4013BT,112 devices form a 4-bit or 8-bit binary counter for frequency division or event counting in PLC timers. IC Role / Device Role / Timing Role: Each HEC4013BT,112 provides one stage of divide-by-2; Q output feeds CP of next stage, enabling synchronous or ripple-mode counting. Use Value: Eliminates need for discrete logic gates or microcontroller-based counters in cost-sensitive industrial timer modules. |
Use Scenario: HEC4013BT,112 stages implement serial-to-parallel conversion in sensor data acquisition interfaces using SPI clocking. IC Role / Device Role / Timing Role: HEC4013BT,112 acts as a single-bit storage element synchronized to a master clock; Q outputs feed parallel bus lines. Use Value: Provides deterministic setup/hold timing (tsu = 5 ns @ 15 V) for reliable sampling of serial data streams without FPGA or MCU overhead. |
| Toggle Flip-Flop | Register Bit Cell |
Use Scenario: Configured as toggle mode (D connected to Q̅), HEC4013BT,112 generates precise square-wave outputs for LED blinkers or PWM dimming control. IC Role / Device Role / Timing Role: HEC4013BT,112 functions as an edge-triggered T flip-flop; each rising clock edge toggles Q state. Use Value: Delivers jitter-free 50% duty cycle at up to 40 MHz (15 V), avoiding software timing inaccuracies in hardware-based oscillators. |
Use Scenario: HEC4013BT,112 serves as a bit cell in a 16-bit status register capturing fault flags from motor driver ICs in real-time control systems. IC Role / Device Role / Timing Role: HEC4013BT,112 stores one status bit; SD/CD enable immediate flag assertion or clearing independent of system clock domain. Use Value: Enables fast, asynchronous fault capture and latch-and-hold behavior critical for safety-critical diagnostics and shutdown sequencing. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual D-type flip-flop applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MC14013BDR2G | Same pinout, identical function, but rated only to +85 °C and lacks Schmitt-trigger clock inputs | Not suitable for extended-temperature industrial use; requires external RC filtering for slow clocks | Select only if operating below 85 °C and clock edges are clean and fast |
| SN74HC74DR | Higher speed (tpd = 15 ns @ 5 V), but limited to 2–6 V supply and -40 to +85 °C range | Cannot replace HEC4013BT,112 in 10 V/12 V or high-temp systems without redesign | Prefer for 3.3 V/5 V consumer-grade designs requiring faster propagation but not wide voltage or temp range |
Compared with MC14013BDR2G and SN74HC74DR, the HEC4013BT,112 uniquely combines 3–15 V operation, -40 to +125 °C qualification, and Schmitt-trigger clock inputs - making it the only drop-in solution for ruggedized 4000-series logic upgrades in automotive and industrial control.
Availability
HEC4013BT,112 is available at Aetrix Electronics and suitable for binary counters, shift registers, toggle circuits, and register-based status capture requiring stable component supply across extended temperature and voltage ranges.
Supply support for HEC4013BT,112 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a leading global semiconductor expert delivering high-performance logic, analog, and MOSFET solutions optimized for efficiency, reliability, and manufacturability in industrial, automotive, and computing applications.
The HEF4013B family - including HEC4013BT,112 - was designed to provide pin-compatible, enhanced-reliability replacements for legacy 4013 logic with improved ESD robustness, wider voltage margins, and extended temperature capability.
FAQ
What is the maximum clock frequency supported by the HEC4013BT,112?
The HEC4013BT,112 supports a maximum clock frequency of 40 MHz at VDD = 15 V, 28 MHz at 10 V, and 14 MHz at 5 V - verified by dynamic characterization in Table 7 of the official Nexperia datasheet. These values assume load capacitance ≤50 pF and proper decoupling; actual system-level frequency may be lower due to board parasitics or fanout.
Does the HEC4013BT,112 have Schmitt-trigger inputs on all pins or only the clock?
Only the clock inputs (pins 3 and 11) feature Schmitt-trigger action in the HEC4013BT,112 - explicitly confirmed in Section 1 "General description" and Figure 2 of the Nexperia datasheet. Data (D), set (SD), and clear (CD) inputs are standard CMOS thresholds without hysteresis.
Can the HEC4013BT,112 operate reliably at 3.3 V supply voltage?
Yes - the HEC4013BT,112 is fully specified down to 3.0 V per Table 5 (Recommended operating conditions). At 3.3 V, propagation delay increases to ~220 ns (max), and output drive reduces to ~0.36 mA (IOL), but all logic functions remain guaranteed across -40 °C to +125 °C.
Is the HEC4013BT,112 pin-compatible with the original CD4013BE?
Yes - the HEC4013BT,112 uses the same SO14 (SOT108-1) package and identical pin assignment as CD4013BE, as confirmed in Table 1 (Ordering information) and Figure 6 (Pinning) of the Nexperia datasheet. No PCB layout changes are required for drop-in replacement.
What is the meaning of the 'T' and ',112' suffixes in HEC4013BT,112?
The 'T' denotes tape-and-reel packaging per SOT108-1 standard, and ',112' is Nexperia's internal ordering variant code indicating compliance with Rev. 12 of the product data sheet dated 24 July 2024 - confirming full alignment with the latest electrical, thermal, and reliability specifications for HEC4013BT,112.
HEC4013BT,112 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- 4000B
- Package/Case:
- 14-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Function:
- Set(Preset) and Reset
- Type:
- D-Type
- Output Type:
- Complementary
- Number of Elements:
- 2
- Number of Bits per Element:
- 1
- Clock Frequency:
- 40 MHz
- Max Propagation Delay @ V, Max CL:
- 60ns @ 15V, 50pF
- Trigger Type:
- Positive Edge
- Current - Output High, Low:
- 3.4mA, 3.4mA
- Voltage - Supply:
- 3V ~ 15V
- Current - Quiescent (Iq):
- 4 µA
- Input Capacitance:
- 7.5 pF
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-SO
HEC4013BT,112 FAQ
1.How can I place an order for HEC4013BT,112 through Aetrix?
Please submit a Request for Quotation (RFQ) for HEC4013BT,112 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for HEC4013BT,112 reliable?
The price and inventory of HEC4013BT,112 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for HEC4013BT,112 is usually 5 days.
3.What payment methods are accepted for HEC4013BT,112?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for HEC4013BT,112 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for HEC4013BT,112?
HEC4013BT,112 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your HEC4013BT,112 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for HEC4013BT,112?
For technical support, including HEC4013BT,112 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your HEC4013BT,112 requirements.
6.How does Aetrix verify that HEC4013BT,112 is sourced from the original manufacturer or authorized distributors?
All HEC4013BT,112 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that HEC4013BT,112 meets industry standards.
7.What is the process for return or replacement of HEC4013BT,112?
All HEC4013BT,112 units undergo pre-shipment inspection (PSI). If there is an issue with HEC4013BT,112, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The HEC4013BT,112 part is unused and in its original packaging.
Return procedure for HEC4013BT,112:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
HEC4013BT,112 Tags
-
SN74HC74DR
Texas Instruments

-
SN74HC74PWR
Texas Instruments

-
74LVC1G74GT,115
Nexperia USA Inc.

-
SN74LVC2G74DCUR
Texas Instruments
-
CD4013BM96
Texas Instruments

-
SN74HCT273PWR
Texas Instruments

-
SN74LVC1G74DCUR
Texas Instruments

-
SN74HC574DWR
Texas Instruments
-
74LVC1G74DC,125
Nexperia USA Inc.

-
SN74HC273DWR
Texas Instruments

-
SN74HCT574DWR
Texas Instruments

-
SN74LVC1G74DCTR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

