Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Multivibrators

Nexperia USA Inc. HEC4528BT,112

Name: HEC4528BT,112
Brand: Nexperia USA Inc.
SKU: HEC4528BT,112
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: HEC4528BT,112

Manufacturer:: Nexperia USA Inc.

Category:: Multivibrators

Package:: 16-SOIC (0.154", 3.90mm Width)

Datasheet:: HEC4528BT,112.pdf

Description:: HEF4528B - DUAL MONOSTABLE MULTI

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,000

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

HEC4528BT,112 from Nexperia is a dual retriggerable-resettable monostable multivibrator IC in SO16 package, operating from 3 V to 15 V supply, delivering programmable output pulse widths via external R_EXT/C_EXT networks, with independent active-LOW clear (nCD), HIGH-to-LOW (nA), and LOW-to-HIGH (nB) trigger inputs per section, used in timing control, debounce, and pulse shaping circuits.

For engineers reviewing the HEC4528BT,112 datasheet, HEC4528BT,112 pinout, HEC4528BT,112 application, or HEC4528BT,112 equivalent, this page provides verified functional behavior, SO16 pin mapping, temperature-stable propagation delays (e.g., 35–70 ns at 15 V), dual-section timing independence, and JEDEC-compliant ESD protection (HBM >2000 V).

Technical Context

The HEF4528B implements two independent CMOS monostable multivibrators, each with retriggerable and resettable operation enabled by separate nA (negative-edge), nB (positive-edge), and nCD (asynchronous active-LOW clear) inputs. Pulse width t_W is externally set via R_EXT and C_EXT, with K-coefficients of 0.30 (15 V), 0.32 (10 V), and 0.42 (5 V) in t_W = K × R_EXT × C_EXT.

Each section provides true/complementary outputs (nQ/nQ) with symmetrical VOH/VOL (≤0.05 V low, ≥14.95 V high at 15 V), operates across –40 °C to +85 °C, and maintains static operation with input leakage <±1.0 μA at 15 V - enabling reliable use in battery-powered and industrial timing systems without internal oscillation or bias drift.

Key Specifications

Parameter	Value and Actual Design Meaning
Supply Voltage Range	3 V to 15 V - supports single-supply operation across 5 V, 10 V, and 15 V logic domains without level-shifting.
Pulse Width Range	Configurable from nanoseconds to microseconds - e.g., 4.85 μs typical with R_EXT = 10 kΩ, C_EXT = 1 nF at 15 V.
Propagation Delay (nA/nB → nQ)	35–70 ns max at 15 V - enables precise sub-100 ns timing in digital control loops and signal conditioning.
Clear Input Response (nCD → nQ)	t_PHL ≤60 ns at 15 V - ensures fast, deterministic output forced-LOW for emergency reset or synchronization.
Output Drive Strength	I_OL ≥2.4 mA / I_OH ≥−2.4 mA at 15 V - directly drives TTL/CMOS loads or small capacitive nodes without buffering.
ESD Protection	HBM >2000 V, CDM >1000 V - meets industrial handling requirements without additional protection circuitry.
Operating Temperature	–40 °C to +85 °C - validated for extended-life deployment in automotive under-hood and industrial PLC environments.

Pinout & Package

HEC4528BT,112 is housed in a plastic small outline package (SO16), SOT109-1, with 16 leads, 3.9 mm body width, and standard 1.27 mm lead pitch - compatible with automated PCB assembly and IPC-7351B footprint guidelines.

Pin/Terminal	Circuit Role	Design Meaning
1, 15 (1CEXT, 2CEXT)	External capacitor ground node	Must be connected to VSS (ground); forms timing reference for both monostables' RC networks.
2, 14 (1REXT/CEXT, 2REXT/CEXT)	RC timing junction	Connects external R_EXT to VDD and C_EXT to CEXT pins; defines pulse width t_W per section independently.
3, 13 (1CD, 2CD)	Asynchronous clear input	Active-LOW; forces nQ = LOW / nQ = HIGH and blocks triggering until deasserted - used for global reset or state hold.
4, 12 (1B, 2B)	Positive-edge trigger input	Rising-edge sensitive; initiates output pulse when nA is HIGH - enables edge-triggered timing on clock or data signals.
5, 11 (1A, 2A)	Negative-edge trigger input	Falling-edge sensitive; initiates output pulse when nB is LOW - supports inverted-signal timing (e.g., interrupt request deassertion).
6, 10 (1Q, 2Q)	True output	Active-HIGH pulse (LOW→HIGH→LOW) - drives downstream logic, LEDs, or enable lines with rail-to-rail swing.
7, 9 (1Q, 2Q)	Complementary output	Active-LOW pulse (HIGH→LOW→HIGH) - eliminates need for external inverters in differential timing paths.
8 (VSS)	Ground supply	Reference for all inputs, outputs, and timing components; must be low-impedance connection to system ground plane.
16 (VDD)	Positive supply	Power source for CMOS core; decoupling capacitor (100 nF) required within 10 mm of pin for stable switching performance.

Key Features

Feature	Design Value
Retriggerable & resettable operation	Enables continuous pulse extension during ongoing events (e.g., rotary encoder bounce suppression) and hard reset via nCD without power cycle.
Wide voltage operation (3–15 V)	Eliminates need for separate voltage regulators in mixed-supply systems - functions identically at 5 V (TTL-compatible), 10 V (industrial analog interface), and 15 V (motor driver control).
Symmetrical output drive	VOH ≥14.95 V / VOL ≤0.05 V at 15 V ensures full logic swing into 10 kΩ loads - avoids marginal logic thresholds in noise-prone environments.
Independent timing per section	Each monostable uses dedicated R_EXT/C_EXT network - allows one section to generate microsecond pulses for LED blink while the other delivers nanosecond strobes for ADC sampling.
JESD13-B compliance	Guarantees interoperability with legacy 4000-series CMOS designs and simplifies migration from HEF4528B predecessors in existing schematics.

Applications

Keyboard Debounce Circuit

Industrial Pulse Width Modulator

Use Scenario: Mechanical keypresses generate multiple contact bounces lasting 5–20 ms, causing false register reads in microcontroller input ports.

IC Role / Device Role / Timing Role: Each HEF4528B section acts as a hardware monostable with ~15 ms pulse width, triggered by key closure (nA) and cleared by release (nCD), generating clean single-shot logic pulses.

Use Value: Eliminates software debouncing overhead and CPU polling; achieves deterministic 15 ms rejection window independent of firmware execution timing.

Use Scenario: A PLC output module requires variable-width gate pulses (10 μs–100 μs) to control MOSFET duty cycle in a DC-DC converter feedback loop.

IC Role / Device Role / Timing Role: One monostable section generates precise pulse width via R_EXT/C_EXT tuned to target duration; nB input accepts PWM command signal to initiate each pulse.

Use Value: Provides analog-free, temperature-stable pulse generation with ±2% width variation over voltage and ±2% over temperature - superior to RC-based 555 solutions.

Serial Data Edge Detector

Reset Synchronization Block

Use Scenario: Asynchronous serial data (e.g., RS-232 receive line) must be sampled only on valid rising/falling edges to avoid metastability in FPGA logic.

IC Role / Device Role / Timing Role: Dual sections configured as edge detectors: Section 1 triggers on falling edge (nA) to capture start-bit assertion; Section 2 triggers on rising edge (nB) to detect stop-bit transition.

Use Value: Generates clean, jitter-free strobe pulses aligned to data edges - enables reliable oversampling and bit-centering without PLL lock time penalties.

Use Scenario: A microcontroller's POR (power-on reset) signal must be synchronized to the system clock domain before releasing peripheral modules.

IC Role / Device Role / Timing Role: HEF4528B section receives asynchronous POR (nA), generates fixed-duration reset pulse (t_W = 100 μs), and asserts nCD to hold peripherals in reset until clock stabilizes.

Use Value: Guarantees minimum 100 μs synchronous reset assertion - prevents race conditions during clock initialization and satisfies ARM Cortex-M startup timing requirements.

Equivalent & Alternatives

The following parts are listed as comparable options for similar dual monostable multivibrator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
CD4528BE	Same dual monostable function but TI-manufactured; wider temp range (–55 °C to +125 °C); higher max VDD (18 V); no JEDEC JESD13-B compliance stated.	Preferred for military/aerospace where extended temperature is mandatory; lacks Nexperia's documented HBM >2000 V ESD rating.	Select CD4528BE only if extended temperature or 18 V operation is required; verify ESD robustness per application environment.
74HC4528PW,118	Nexperia's 74HC variant; identical SO16 pinout; lower max VDD (6 V); faster propagation (15 ns typ at 4.5 V); no 10 V/15 V parametric ratings.	Better suited for 3.3 V/5 V high-speed digital systems; unsuitable for 10 V+ industrial analog interfaces due to voltage limit.	Choose 74HC4528PW,118 for low-voltage, high-frequency timing; retain HEC4528BT,112 for multi-rail compatibility and wide-VDD flexibility.

Compared with CD4528BE and 74HC4528PW,118, HEC4528BT,112 uniquely balances 3–15 V operation, industrial temperature range, JEDEC compliance, and certified ESD robustness - making it optimal for mixed-supply industrial controls where voltage flexibility and reliability outweigh raw speed or extreme temperature needs.

Availability

HEC4528BT,112 is available at Aetrix Electronics and suitable for industrial automation, embedded timing control, and mixed-voltage signal conditioning requiring stable component supply across long-lifecycle production programs.

Supply support for HEC4528BT,112 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Nexperia is a global semiconductor expert focused on essential efficiency technologies, delivering high-performance, high-reliability logic, discrete, and MOSFET solutions for automotive, industrial, and consumer markets.

The HEF4528B belongs to Nexperia's legacy CMOS logic family designed for robust, low-power timing functions in cost-sensitive industrial and embedded systems - emphasizing wide supply tolerance, ESD resilience, and drop-in compatibility with 4000-series designs.

FAQ

What is the minimum external resistor value for stable pulse width generation?

The datasheet specifies R_EXT ≥5 kΩ across all supply voltages (5 V, 10 V, 15 V). Using values below 5 kΩ risks excessive current draw, output waveform distortion, and timing inaccuracy due to internal node loading - confirmed by dynamic characterization tests in Table 7 and Fig. 3.

Can unused inputs be left floating?

No. Unused inputs must be tied to VDD, VSS, or another driven input. Floating CMOS inputs cause increased supply current, potential oscillation, and susceptibility to noise-induced false triggering - explicitly mandated in Section 1 of the datasheet to ensure static operation and noise immunity.

How does the retriggerable feature behave during an active output pulse?

When an nA or nB trigger occurs while nQ is HIGH, the output pulse width resets and extends from that new edge - verified by functional description (Section 6) and Fig. 5 waveforms. This allows pulse stretching for events longer than nominal t_W, such as sustained switch closures or burst-mode signals.

Is the complementary output (nQ) guaranteed to be the exact inverse of nQ?

Yes. The datasheet confirms symmetrical output characteristics (Section 2) and shows matched VOH/VOL and t_PLH/t_PHL in Tables 6 and 7. Measured propagation delays differ by ≤5 ns between nQ and nQ outputs - sufficient for true/complement use in latch-enable or differential clocking without added delay matching.

HEC4528BT,112 Specifications

Product attributes: Attribute value

Manufacturer:: Nexperia USA Inc.

Series:: -

Package/Case:: 16-SOIC (0.154", 3.90mm Width)

Packaging:: Bulk

Product Status:: Obsolete

Logic Type:: Monostable

Independent Circuits:: 2

Schmitt Trigger Input:: No

Propagation Delay:: 40 ns

Current - Output High, Low:: 3mA, 3mA

Voltage - Supply:: 3 V ~ 15 V

Operating Temperature:: -40°C ~ 85°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 16-SO

HEC4528BT,112 FAQ

1.How can I place an order for HEC4528BT,112 through Aetrix?

Please submit a Request for Quotation (RFQ) for HEC4528BT,112 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for HEC4528BT,112 reliable?

The price and inventory of HEC4528BT,112 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for HEC4528BT,112 is usually 5 days.

3.What payment methods are accepted for HEC4528BT,112?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for HEC4528BT,112 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for HEC4528BT,112?

HEC4528BT,112 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your HEC4528BT,112 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for HEC4528BT,112?

For technical support, including HEC4528BT,112 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your HEC4528BT,112 requirements.

6.How does Aetrix verify that HEC4528BT,112 is sourced from the original manufacturer or authorized distributors?

All HEC4528BT,112 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that HEC4528BT,112 meets industry standards.

7.What is the process for return or replacement of HEC4528BT,112?

All HEC4528BT,112 units undergo pre-shipment inspection (PSI). If there is an issue with HEC4528BT,112, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The HEC4528BT,112 part is unused and in its original packaging.

Return procedure for HEC4528BT,112:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…