NXP Semiconductors HEF4000BP,652
- Part No.:
- HEF4000BP,652
- Manufacturer:
- NXP Semiconductors
- Package:
- 14-DIP (0.300", 7.62mm)
- Datasheet:
-
HEF4000BP,652.pdf
- Description:
- IC DUAL 3-IN NOR GATE 14-DIP
- Quantity:
- Payment:

- Shipping:

Inventory:2,484
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
HEF4000BP,652 from NXP Semiconductors (formerly Philips) is a dual 3-input NOR gate and single inverter IC in the HEF4000B LOCMOS logic family. It operates at supply voltages of 5 V, 10 V, or 15 V; delivers propagation delays as low as 20 ns at 15 V (I7→O3); features fully buffered outputs for high noise immunity; and is used in digital control logic, reset sequencing, and discrete logic reconstruction in industrial timing circuits.
For engineers reviewing the HEF4000BP,652 datasheet, HEF4000BP,652 pinout, HEF4000BP,652 application, or HEF4000BP,652 equivalent, key selection considerations include its dual NOR + inverter function set, 14-lead DIL plastic package (SOT27-1), unbuffered inverter stage usable as analog amplifier, LOCMOS DC/AC characteristics, and compatibility with legacy 4000-series system designs requiring TTL- or CMOS-level interfacing.
Technical Context
The HEF4000BP,652 integrates two independent 3-input NOR gates (I1–I3→O1; I4–I6→O2) and one unbuffered inverter stage (I7→O3). Its LOCMOS process enables rail-to-rail input voltage tolerance, low static current, and predictable propagation delay scaling with load capacitance and supply voltage.
Unlike standard 4000B variants, the I7/O3 stage is explicitly characterized for analog use: gain vs. VDD (Fig.4), transconductance gfs vs. VDD (Fig.8), and biasable operation per Fig.6 test setup - enabling linear amplification without external bias components.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Logic Family | LOCMOS HEF4000B - combines CMOS input impedance with buffered output drive and improved noise margin over standard 4000B. |
| Supply Voltage Range | 3 V to 15 V - supports mixed-voltage system integration and direct interface with 5 V/12 V industrial rails. |
| Propagation Delay (I7→O3, 15 V) | 20 ns max - enables sub-25 MHz clock domain use for inverter-based oscillators or pulse shaping. |
| Output Drive (O1/O2) | Fully buffered - ensures stable fan-out ≥10 across temperature and supply variation; immune to pattern-dependent impedance shifts. |
| Dynamic Power (10 V, fi=1 MHz) | 7.7 mW typical - calculated via P = 7700 fi + Σ(foCL) × VDD²; allows accurate power budgeting in battery-backed logic. |
| Input Voltage Thresholds | VIH = 0.7×VDD, VIL = 0.3×VDD - defined per family spec for unbuffered stages; enables predictable logic level translation. |
Pinout & Package
HEF4000BP,652 uses a 14-lead dual in-line plastic package (SOT27-1), compliant with JEDEC MS-001. Pin numbering follows standard DIL orientation with notch-left identification.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2, 3 | Input A/B/C of NOR1 | Three independent logic inputs to first 3-input NOR gate; all CMOS-compatible, high-impedance. |
| 4 | Output O1 | Buffered NOR1 output; capable of driving ≥10 standard LOCMOS loads with minimal skew. |
| 5, 6, 7 | Input D/E/F of NOR2 | Three independent logic inputs to second 3-input NOR gate; electrically identical to pins 1–3. |
| 8 | VSS | Ground reference for all logic and analog functions; must be low-inductance connection for noise immunity. |
| 9 | Input I7 | Input to unbuffered inverter stage; used for analog amplification or high-speed inversion without buffering delay. |
| 10 | Output O3 | Unbuffered inverter output; exhibits voltage gain and transconductance suitable for linear amplifier applications. |
| 11, 12, 13 | No Connect | Not internally bonded - left floating or grounded per layout best practice; no electrical function. |
| 14 | VDD | Positive supply rail; supports 3–15 V operation; decoupling capacitor required within 1 cm. |
Key Features
| Feature | Design Value |
|---|---|
| Dual 3-input NOR + dedicated inverter | Enables compact implementation of OR-NOT logic trees and independent signal inversion without gate duplication. |
| LOCMOS buffered outputs | Eliminates output impedance variation across switching patterns - critical for deterministic timing in synchronous control systems. |
| Unbuffered inverter stage (I7/O3) | Provides verified transconductance (gfs) and voltage gain characteristics - usable as single-transistor amplifier without external bias network. |
| Scalable propagation delay | Delay formulas (e.g., tPHL = 12 ns + 0.16 ns/pF × CL at 15 V) allow precise timing margin calculation for custom loads. |
Applications
| Industrial Control Sequencing | Legacy System Logic Reconstruction |
|---|---|
Use Scenario: Generating synchronized reset pulses across multiple microcontroller peripherals during power-up. IC Role / Device Role / Timing Role: Dual NOR gates combine status signals (e.g., VCC_OK, CLK_READY, WATCHDOG_OK) into a clean system reset; inverter buffers clock enable. Use Value: Fully buffered outputs ensure monotonic reset assertion with <10 ns skew across 8+ downstream loads at 10 V supply. | Use Scenario: Replacing obsolete discrete transistor-resistor logic in 1980s PLC backplanes. IC Role / Device Role / Timing Role: HEF4000BP,652 implements NAND/NOR equivalents using wired-OR and inverter feedback, matching original timing envelopes. Use Value: LOCMOS input thresholds and 15 V operation match vintage TTL/DTL voltage levels without level-shifter components. |
| Analog Signal Conditioning | Low-Power Oscillator Core |
Use Scenario: Amplifying low-frequency sensor offsets (e.g., thermocouple cold-junction compensation) in battery-powered data loggers. IC Role / Device Role / Timing Role: Unbuffered I7/O3 stage biased per Fig.6 to operate as Class-A amplifier with gain ≈10 at 12 V. Use Value: Eliminates need for op-amp and bias resistors; draws <10 µA quiescent current at 5 V while delivering 100 mVpp output swing. | Use Scenario: Building a tunable relaxation oscillator for LED blink timing or watchdog timeout in embedded safety monitors. IC Role / Device Role / Timing Role: HEF4000BP,652 inverter stage (I7/O3) cross-coupled with RC network forms astable multivibrator. Use Value: Propagation delay predictability (20 ns @ 15 V) enables ±3% frequency stability across 5–15 V supply range without trimming. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual NOR + inverter logic applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| CD4001BE | Standard 4000B quad 2-input NOR; no integrated inverter stage; higher propagation delay (150 ns @ 5 V). | Requires external inverter for I7/O3 functionality; unsuitable for analog amplifier use. | Select when only basic NOR logic is needed and board space permits discrete inverter addition. |
| MC14001BDR2G | Onsemi 4000B quad 2-input NOR; same pinout as CD4001 but tighter AC specs; no unbuffered inverter stage. | Lacks I7/O3 analog capability and dual 3-input topology; requires gate reconfiguration for 3-input NOR. | Choose for higher-volume production where 2-input NOR suffices and LOCMOS-specific features are not required. |
Compared with CD4001BE and MC14001BDR2G, the HEF4000BP,652 uniquely integrates dual 3-input NORs plus an analog-capable unbuffered inverter in a single 14-pin DIP - reducing component count by up to 3 devices and enabling mixed-signal functions impossible with standard 4000B variants.
Availability
HEF4000BP,652 is available at Aetrix Electronics and suitable for industrial control sequencing, legacy system logic reconstruction, analog signal conditioning, and low-power oscillator core applications requiring stable component supply and long-term obsolescence mitigation.
Supply support for HEF4000BP,652 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader focused on secure connectivity solutions for automotive, industrial, and IoT applications, with roots in Philips' pioneering logic and analog design heritage.
The HEF4000B family was engineered for robust, low-power digital control in harsh environments - emphasizing rail-to-rail operation, wide VDD tolerance, and noise-immune buffered outputs for factory automation and instrumentation.
FAQ
What logic functions does the HEF4000BP,652 implement?
The HEF4000BP,652 implements two independent 3-input NOR gates (pins 1–3→4 and 5–7→4) and one unbuffered inverter (pin 9→10). Unlike generic 4000B parts, it provides this exact combination in a single 14-pin DIP. The NOR outputs are fully buffered; the inverter stage is explicitly characterized for analog gain and transconductance per Philips Application Information Figs 4–8.
Can the HEF4000BP,652 be used as an analog amplifier?
Yes - the I7/O3 inverter stage (pin 9→10) is documented in the HEF4000B datasheet for analog use: Fig.4 shows voltage gain vs. VDD, Fig.8 plots forward transconductance gfs, and Fig.6 gives the recommended bias test setup. At 12 V supply, it delivers ~10× voltage gain with sub-10 µA quiescent current, making HEF4000BP,652 suitable for low-power sensor offset amplification.
What is the maximum operating supply voltage for HEF4000BP,652?
The HEF4000BP,652 supports a supply voltage range of 3 V to 15 V, as confirmed in the AC Characteristics table and Family Specifications. At 15 V, propagation delay for the I7→O3 path is 20 ns (max), and dynamic power dissipation follows P = 28,700 fi + Σ(foCL) × VDD². Operation above 15 V is not characterized and may damage the device.
Is the HEF4000BP,652 pin-compatible with other 4000-series NOR gate ICs?
No - the HEF4000BP,652 has a unique pinout optimized for dual 3-input NOR + inverter functionality. Pins 11–13 are NC, unlike quad 2-input NORs (e.g., CD4001) which use all 14 pins. Substituting HEF4000BP,652 into a CD4001 footprint would leave inputs unconnected and outputs misrouted; redesign is required for functional equivalence.
Does HEF4000BP,652 require external pull-up or pull-down resistors on unused inputs?
No - all inputs (pins 1–3, 5–7, 9) are CMOS and must be actively driven HIGH or LOW; floating inputs cause increased supply current and potential oscillation. The datasheet specifies no internal pull-ups/pull-downs. For unused NOR inputs, tie to VDD or VSS; for unused inverter input (I7), tie to VDD or VSS depending on required output state - never leave floating. This applies strictly to HEF4000BP,652.
HEF4000BP,652 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- 4000B
- Package/Case:
- 14-DIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Logic Type:
- NOR/INVERT Gate
- Number of Circuits:
- 2
- Number of Inputs:
- 7 Input (3, 3, 1)
- Schmitt Trigger Input:
- No
- Output Type:
- Single-Ended
- Current - Output High, Low:
- 3mA, 3mA
- Voltage - Supply:
- 3V ~ 15V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 14-DIP
HEF4000BP,652 FAQ
1.How can I place an order for HEF4000BP,652 through Aetrix?
Please submit a Request for Quotation (RFQ) for HEF4000BP,652 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for HEF4000BP,652 reliable?
The price and inventory of HEF4000BP,652 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for HEF4000BP,652 is usually 5 days.
3.What payment methods are accepted for HEF4000BP,652?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for HEF4000BP,652 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for HEF4000BP,652?
HEF4000BP,652 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your HEF4000BP,652 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for HEF4000BP,652?
For technical support, including HEF4000BP,652 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your HEF4000BP,652 requirements.
6.How does Aetrix verify that HEF4000BP,652 is sourced from the original manufacturer or authorized distributors?
All HEF4000BP,652 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that HEF4000BP,652 meets industry standards.
7.What is the process for return or replacement of HEF4000BP,652?
All HEF4000BP,652 units undergo pre-shipment inspection (PSI). If there is an issue with HEF4000BP,652, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The HEF4000BP,652 part is unused and in its original packaging.
Return procedure for HEF4000BP,652:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
HEF4000BP,652 Tags

-
SN74LVC1G97DCKR
Texas Instruments

-
SN74LVC1G97DRLR
Texas Instruments

-
SN74LVC1G97DBVR
Texas Instruments

-
NC7SZ57P6X
onsemi

-
SN74LVC1G97DCKT
Texas Instruments

-
MC100EP05DTR2G
onsemi

-
MC100EP08DTR2G
onsemi

-
NB7L86AMNHTBG
onsemi

-
HMC722LP3E
Analog Devices Inc.

-
74LVC1G97GW,125
Nexperia USA Inc.

-
74LVC1G57GW,125
Nexperia USA Inc.

-
74LVC1G97GV,125
Nexperia USA Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

