NXP Semiconductors HEF4011BP,652
- Part No.:
- HEF4011BP,652
- Manufacturer:
- NXP Semiconductors
- Category:
- Gates and Inverters
- Package:
- 14-DIP (0.300", 7.62mm)
- Datasheet:
-
HEF4011BP,652.pdf
- Description:
- IC GATE NAND 4CH 2-INP 14DIP
- Quantity:
- Payment:

- Shipping:

Inventory:2,210
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
HEF4011BP,652 from Nexperia is a quad 2-input NAND gate IC operating across 3 V to 15 V supply, featuring CMOS low-power dissipation, ±10 mA output drive capability, and operation from −40 °C to +125 °C - used in digital logic interfacing, level translation, and control signal conditioning in industrial timers and power sequencers.
For engineers reviewing the HEF4011BP,652 datasheet, HEF4011BP,652 pinout, HEF4011BP,652 application, or HEF4011BP,652 equivalent, key selection criteria include supply voltage flexibility (3–15 V), input clamping diodes enabling overvoltage-tolerant interfacing, symmetrical output characteristics, and JEDEC JESD13-B compliance for robustness in noisy environments.
Technical Context
The HEF4011BP,652 implements four independent NAND gates with fully static CMOS architecture, each accepting two inputs referenced to VSS (ground) and delivering rail-to-rail complementary outputs. Inputs include integrated clamp diodes, allowing safe interface to signals exceeding VDD when used with current-limiting resistors.
It supports three standard supply rails - 5 V, 10 V, and 15 V - with parametric ratings verified across the full −40 °C to +125 °C ambient range. Propagation delay scales inversely with VDD: typ. 20 ns at 15 V (CL = 50 pF), 25 ns at 10 V, and 55 ns at 5 V.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 3 V to 15 V - enables direct use in mixed-voltage systems without level shifters |
| Operating Temperature | −40 °C to +125 °C - qualified for under-hood and industrial control environments |
| Output Drive (IOL/IOH) | ±1.1 mA min at 5 V, ±2.4 mA min at 15 V - sufficient to drive TTL loads or multiple CMOS inputs |
| Input Clamp Diodes | Integrated - permits safe connection of inputs to voltages up to VDD + 0.5 V or below VSS − 0.5 V |
| Propagation Delay (tpd) | 20 ns max at 15 V (CL = 50 pF) - supports reliable timing in sub-25 MHz combinatorial paths |
| Static Power Dissipation | ≤30 μA IDD max at 15 V - ensures negligible quiescent current in battery-backed or low-power hold states |
| ESD Protection | HBM >2000 V, CDM >1000 V - meets industrial handling requirements without external protection |
Pinout & Package
HEF4011BP,652 is housed in a plastic small outline package (SO14), SOT108-1 variant, with 14 leads, 3.9 mm body width, and gull-wing surface-mount terminals.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 5, 8, 12 | 1A, 2A, 3A, 4A | Independent NAND gate input A terminals - each paired with corresponding B input |
| 2, 6, 9, 13 | 1B, 2B, 3B, 4B | Independent NAND gate input B terminals - high-impedance CMOS with clamp diodes |
| 3, 4, 10, 11 | 1Y, 2Y, 3Y, 4Y | Active-low NAND outputs - rail-to-rail swing, symmetrical rise/fall times |
| 7 | VSS | Ground reference (0 V) - must be connected to system common return |
| 14 | VDD | Positive supply - decoupling capacitor recommended within 10 mm of this pin |
Key Features
| Feature | Design Value |
|---|---|
| Wide VDD range (3–15 V) | Eliminates need for separate voltage regulators in multi-rail legacy systems |
| Input clamp diodes | Enables direct interface to 24 V control signals using only series current-limiting resistors |
| JEDEC JESD13-B compliance | Guarantees interoperability with industry-standard logic families and test protocols |
| High noise immunity | Typical VIH/VIL margins >40% of VDD - suppresses false triggering in electrically noisy cabinets |
| Standardized output impedance | Ensures predictable rise/fall times and load-driven timing across all four gates |
Applications
| Industrial Control Logic | Power Sequencing |
|---|---|
Use Scenario: Discrete safety interlock monitoring in PLC I/O modules where mechanical switch inputs must be debounced and logically combined before enabling actuators. IC Role / Device Role / Timing Role: Quad NAND gate performing active-low enable logic, reset synchronization, and fault condition detection via wired-OR configurations. Use Value: Single-package integration reduces board space vs. discrete transistor logic while maintaining fail-safe behavior under brownout conditions. |
Use Scenario: Controlled startup sequence for multi-rail DC-DC converters in telecom base station power supplies. IC Role / Device Role / Timing Role: Generates delayed enable signals by combining undervoltage lockout (UVLO) flags and soft-start timers using NAND-based combinational logic. Use Value: Supply voltage tolerance (3–15 V) allows direct use of 5 V or 12 V rails without level translation, simplifying sequencing circuitry. |
| Legacy System Interface | Test Equipment Signal Conditioning |
Use Scenario: Adapting TTL-level control signals from aging instrumentation to modern microcontroller GPIOs with 3.3 V logic thresholds. IC Role / Device Role / Timing Role: Level translator and signal inverter using NAND gate configured as NOT gate (one input tied HIGH). Use Value: Input clamp diodes protect against overshoot on 5 V TTL lines; wide VDD range allows 3.3 V or 5 V operation matching host MCU. |
Use Scenario: Glitch suppression and pulse shaping in automated test fixture trigger paths subject to relay contact bounce. IC Role / Device Role / Timing Role: NAND-based SR latch and debounce filter implemented with cross-coupled gates and RC timing networks. Use Value: Guaranteed propagation delay <35 ns at 15 V ensures deterministic response to fast edge transitions during high-speed test cycles. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar NAND gate applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| CD4011BE | Same logic function, but TI-manufactured; wider temp range (−55 °C to +125 °C); higher max VDD (20 V); no JEDEC JESD13-B certification | Preferred for aerospace/military designs requiring extended temperature qualification; not optimized for industrial ESD robustness | Select CD4011BE only if extended cold operation or 20 V tolerance is required; verify layout compatibility with different pinout (VDD/VSS swapped vs. HEF4011BP,652) |
| 74HC00D | Higher speed (typ. 7 ns @ 5 V), lower VDD range (2–6 V), no input clamp diodes, HBM ESD rated to 2000 V (same level) | Suitable for 5 V-only high-speed digital systems; requires external clamping for overvoltage inputs | Choose 74HC00D for speed-critical 5 V logic; avoid in mixed-voltage or overvoltage-prone environments where HEF4011BP,652's clamps provide inherent protection |
Compared with CD4011BE and 74HC00D, the HEF4011BP,652 uniquely balances wide supply range, built-in input protection, and industrial-grade ESD robustness - making it optimal for retrofitting legacy equipment and ruggedized control panels where voltage variability and electrical stress are design constraints.
Availability
HEF4011BP,652 is available at Aetrix Electronics and suitable for industrial control logic, power sequencing, legacy system interface, and test equipment signal conditioning requiring stable component supply across long-lifecycle programs.
Supply support for HEF4011BP,652 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a global semiconductor expert specializing in high-performance, high-reliability logic, analog, and discrete components - headquartered in Nijmegen, Netherlands, with manufacturing in Europe and Asia.
The HEF4011BP,652 belongs to Nexperia's legacy-compatible CMOS logic family, designed specifically for industrial and automotive-adjacent applications demanding wide voltage operation, robust ESD performance, and long-term supply stability.
FAQ
What is the maximum supply voltage rating for HEF4011BP,652?
The absolute maximum supply voltage (VDD) for HEF4011BP,652 is +18 V, though the recommended operating range remains 3 V to 15 V per the datasheet. Operation above 15 V is permitted only for short-duration transients within limiting values - sustained use beyond 15 V risks accelerated degradation. The HEF4011BP,652 is characterized and guaranteed for parametric performance up to 15 V across its full temperature range.
Does HEF4011BP,652 have built-in input protection diodes?
Yes, HEF4011BP,652 integrates input clamp diodes on all inputs (1A–4B), enabling safe interface to signals exceeding VDD or falling below VSS when used with appropriate current-limiting resistors. This feature is explicitly documented in the General Description and Limiting Values sections of the Nexperia datasheet, and distinguishes HEF4011BP,652 from many HC- and HCT-series alternatives that lack internal clamps.
Can HEF4011BP,652 operate reliably at −40 °C?
Yes, HEF4011BP,652 is fully specified and tested from −40 °C to +125 °C, with static and dynamic parameters guaranteed across this range. The datasheet provides min/max values for VIH, VIL, VOH, VOL, and propagation delay at −40 °C, confirming functional integrity in cold industrial or outdoor environments. This qualifies HEF4011BP,652 for use in unheated enclosures or northern climate deployments.
What is the pinout configuration of HEF4011BP,652?
The HEF4011BP,652 uses the standard SO14 (SOT108-1) pinout: Pin 1 = 1A, Pin 2 = 1B, Pin 3 = 1Y, Pin 4 = 2Y, Pin 5 = 2A, Pin 6 = 2B, Pin 7 = VSS, Pin 8 = 3A, Pin 9 = 3B, Pin 10 = 3Y, Pin 11 = 4Y, Pin 12 = 4A, Pin 13 = 4B, Pin 14 = VDD. This layout matches JEDEC MS-012 and is identical to the HEF4011BT variant - confirmed in Section 5.1 and Fig. 5 of the official Nexperia datasheet.
Is HEF4011BP,652 compliant with any industry standards?
Yes, HEF4011BP,652 complies with JEDEC standard JESD13-B for CMOS logic devices, and meets ANSI/ESDA/JEDEC JS-001 (HBM >2000 V) and JS-002 (CDM >1000 V) for ESD robustness. It also adheres to IEC 60134 for absolute maximum ratings. These certifications are explicitly stated in Sections 2 and 7 of the Nexperia product data sheet Rev. 7 (23 July 2024).
HEF4011BP,652 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- 4000B
- Package/Case:
- 14-DIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Logic Type:
- NAND Gate
- Number of Circuits:
- 4
- Number of Inputs:
- 2
- Features:
- -
- Voltage - Supply:
- 3V ~ 15V
- Current - Quiescent (Max):
- 1 µA
- Current - Output High, Low:
- 3.4mA, 3.4mA
- Input Logic Level - Low:
- 1.5V ~ 4V
- Input Logic Level - High:
- 3.5V ~ 11V
- Max Propagation Delay @ V, Max CL:
- 35ns @ 15V, 50pF
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 14-DIP
HEF4011BP,652 FAQ
1.How can I place an order for HEF4011BP,652 through Aetrix?
Please submit a Request for Quotation (RFQ) for HEF4011BP,652 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for HEF4011BP,652 reliable?
The price and inventory of HEF4011BP,652 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for HEF4011BP,652 is usually 5 days.
3.What payment methods are accepted for HEF4011BP,652?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for HEF4011BP,652 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for HEF4011BP,652?
HEF4011BP,652 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your HEF4011BP,652 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for HEF4011BP,652?
For technical support, including HEF4011BP,652 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your HEF4011BP,652 requirements.
6.How does Aetrix verify that HEF4011BP,652 is sourced from the original manufacturer or authorized distributors?
All HEF4011BP,652 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that HEF4011BP,652 meets industry standards.
7.What is the process for return or replacement of HEF4011BP,652?
All HEF4011BP,652 units undergo pre-shipment inspection (PSI). If there is an issue with HEF4011BP,652, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The HEF4011BP,652 part is unused and in its original packaging.
Return procedure for HEF4011BP,652:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
HEF4011BP,652 Tags
-
SN74LVC1G14DBVR
Texas Instruments
-
SN74LVC1G14DCKR
Texas Instruments
-
SN74AHC1G14DBVR
Texas Instruments
-
SN74LVC1G08DBVR
Texas Instruments
-
SN74LVC1G08DCKR
Texas Instruments
-
SN74LVC1G32DCKR
Texas Instruments
-
SN74LVC1G04DBVR
Texas Instruments
.jpg)
-
74LVC1G08GW,125
Nexperia USA Inc.
-
SN74LVC1G04DCKR
Texas Instruments
-
SN74AHC1G08DBVR
Texas Instruments
-
SN74LVC1G32DBVR
Texas Instruments
-
SN74AHCT1G08DBVR
Texas Instruments
Tech Hub
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
LDO regulator guide covering low dropout voltage, power dissipation, thermal design, PSRR, output noise, capacitor stability, adjustable LDO circuits, LDO vs buck converter and datasheet selection chec…
Conditional Access Module guide covering CAM meaning, CI/CI+ interface, smart card authorization, DVB security workflow, TV and set-top box compatibility, internal electronics, ESD protection, connecto…
Guide to electronic component obsolescence covering EOL risk, PCN/PDN notices, last-time buy planning, replacement options, form-fit-function validation, counterfeit risk and BOM lifecycle management.
18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…
Hall effect sensor guide covering working principle, linear and digital sensors, Arduino circuits, current sensing, speed detection, automotive applications, A3144 examples, signal filtering and datash…

