NXP Semiconductors HEF4011UBT,652
- Part No.:
- HEF4011UBT,652
- Manufacturer:
- NXP Semiconductors
- Category:
- Gates and Inverters
- Package:
- 14-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
HEF4011UBT,652.pdf
- Description:
- IC GATE NAND 4CH 2-INP 14SO
- Quantity:
- Payment:

- Shipping:

Inventory:2,251
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
HEF4011UBT,652 from NXP Semiconductors (formerly Philips) is a quadruple 2-input unbuffered NAND gate IC in 14-lead SO plastic package (SOT108-1), operating from 3 V to 15 V supply, with propagation delays as low as 17 ns at 15 V and input capacitance of 10 pF. It serves as a discrete logic building block in timing, oscillator, and analog-compatible digital interface circuits.
For engineers reviewing the HEF4011UBT,652 datasheet, HEF4011UBT,652 pinout, HEF4011UBT,652 application, or HEF4011UBT,652 equivalent, key selection considerations include unbuffered gate architecture, supply voltage range (3–15 V), load-dependent propagation delay, input capacitance, and suitability for mixed-signal oscillator and amplifier configurations.
Technical Context
The HEF4011UBT,652 implements four independent 2-input NAND gates using unbuffered CMOS transistors - no internal buffering stage, resulting in asymmetric output drive and voltage-dependent switching thresholds. Its transfer characteristics and forward transconductance (gfs) are explicitly characterized across 5 V, 10 V, and 15 V supply conditions.
Propagation delays (tPHL, tPLH) and output transition times (tTHL, tTLH) follow linear CL-dependent formulas per supply voltage, enabling precise timing prediction in capacitive-loaded designs. Input rise/fall times ≤20 ns are specified for AC characterization.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Logic Function | Quadruple 2-input NAND - four independent gates, no internal buffering |
| Supply Voltage Range | 3 V to 15 V - supports wide-voltage industrial and legacy systems |
| Input Capacitance | 10 pF - defines high-frequency loading on driving stages |
| Propagation Delay (15 V) | 17 ns (tPLH) / 20 ns (tPHL) at CL = 50 pF - enables ~30 MHz max toggle rate |
| Dynamic Power (10 V) | 5000 fi + Σ(foCL) × VDD² µW - quantifies switching power vs. frequency and load |
| Output Transition Time (10 V) | 30 ns (tTHL) / 30 ns (tTLH) at CL = 50 pF - impacts signal integrity in RC-loaded nodes |
Pinout & Package
HEF4011UBT,652 is housed in a 14-lead small-outline (SO) plastic package per SOT108-1 outline, with 1.27 mm lead pitch and gull-wing terminations suitable for surface-mount reflow assembly.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2, 5, 6, 8, 9, 12, 13 | Input | Eight total inputs across four NAND gates (A1/B1, A2/B2, A3/B3, A4/B4) |
| 3, 4, 10, 11 | Output | Four independent NAND outputs (Y1–Y4); unbuffered, asymmetrical drive |
| 7 | VSS | Ground reference for all gates; must be low-impedance return path |
| 14 | VDD | Positive supply rail (3–15 V); decoupling required near pin |
Key Features
| Feature | Design Value |
|---|---|
| Unbuffered CMOS architecture | Enables analog-compatible operation (e.g., linear amplifier, crystal oscillator) via controlled biasing |
| Supply-voltage-scalable timing | Propagation and transition times defined by explicit CL-dependent formulas per VDD (5/10/15 V) |
| High-noise-immunity inputs | VIH/VIL thresholds scale with VDD (e.g., VIH ≈ 0.7×VDD), reducing false triggering in noisy environments |
| Low static current | IDD negligible in static state - supports ultra-low-power standby in battery-backed systems |
Applications
| Astable Relaxation Oscillator | Crystal Oscillator |
|---|---|
Use Scenario: Generating square-wave clock signals in low-cost microcontroller peripherals or LED flashers where precision timing is not critical. IC Role / Device Role / Timing Role: Two gates configured as cross-coupled inverters with RC feedback; third gate buffers output. Use Value: Eliminates need for dedicated oscillator ICs; frequency set by R1C1 with <10% variation over 3–15 V supply range. | Use Scenario: Building compact, low-component-count crystal oscillators for real-time clocks or sensor interfaces. IC Role / Device Role / Timing Role: Single gate biased into linear region to act as gain element; crystal and load capacitors complete Pierce topology. Use Value: Leverages unbuffered gate's analog gain (measured up to 20× at 10 V) and low input capacitance for stable 32.768 kHz or fundamental-mode operation. |
| Analog Inverter Amplifier | Mixed-Signal Level Shifter |
Use Scenario: Converting slow-rising analog sensor outputs (e.g., thermistor divider) into clean digital thresholds in data acquisition front-ends. IC Role / Device Role / Timing Role: One input tied to VDD to configure gate as symmetrical inverting amplifier; second input receives analog signal. Use Value: Provides rail-to-rail output swing and adjustable gain via external feedback, without requiring op-amps or external bias networks. | Use Scenario: Interfacing 5 V logic to 12 V control lines in industrial PLC I/O modules or motor driver enable circuits. IC Role / Device Role / Timing Role: NAND gate used with pull-up on one input to create active-low level translator with hysteresis. Use Value: Uses inherent VIH/VIL scaling (e.g., VIH ≈ 3.5 V at VDD = 5 V) to reject noise while translating between non-standard voltage domains. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar unbuffered NAND gate applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| CD4011BE | Same unbuffered 4×2-input NAND function; 14-lead PDIP package; identical AC/DC specs except minor VDD=5 V delay variance | Through-hole mounting only; no SO option; same oscillator/amplifier behavior confirmed in TI datasheet Fig 22–24 | Select CD4011BE for through-hole prototyping or legacy board reuse where SO footprint is unavailable |
| MC14011BDR2G | Onsemi variant with identical SOT108-1 SO package; same 3–15 V range and 10 pF CIN; propagation delays match within 5% at 10/15 V | Qualified to AEC-Q100 Grade 3; preferred for automotive-qualified designs requiring extended temperature validation | Select MC14011BDR2G when automotive-grade qualification or enhanced ESD robustness (±4 kV HBM) is required |
Compared with HEF4011UBT,652, CD4011BE offers identical logic and analog functionality but lacks surface-mount packaging, while MC14011BDR2G provides drop-in SO compatibility plus automotive qualification - neither is pin-to-pin identical in marking or thermal resistance, but both support the same circuit topologies without redesign.
Availability
HEF4011UBT,652 is available at Aetrix Electronics and suitable for astable oscillators, crystal timing circuits, analog-compatible inverters, and mixed-signal level-shifting applications requiring stable component supply across industrial, instrumentation, and legacy system upgrades.
Supply support for HEF4011UBT,652 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader focused on secure connectivity solutions, automotive processing, and industrial edge control ICs.
The HEF4011UBT,652 belongs to the legacy LOCMOS HE4000B logic family - designed specifically for wide-supply-voltage, unbuffered CMOS logic where analog-digital coexistence (e.g., oscillator, amplifier, threshold detection) is required.
FAQ
What is the maximum recommended supply voltage for HEF4011UBT,652?
The absolute maximum supply voltage for HEF4011UBT,652 is 15 V DC, as specified in the Philips 1995 datasheet. Operation above this level risks permanent damage to the unbuffered CMOS structure. At 15 V, propagation delays improve to 17–20 ns (CL = 50 pF), but power dissipation rises quadratically - design margins should include derating for temperature and long-term reliability. HEF4011UBT,652 must never be operated beyond 15 V under any condition.
Can HEF4011UBT,652 be used as a linear amplifier?
Yes - HEF4011UBT,652 can operate in the linear region when one input is tied to VDD and the other receives an analog signal, as documented in Figure 11 and Application Note Fig. 16. Its unbuffered architecture allows controlled biasing, delivering measurable voltage gain (up to ~20× at 10 V). However, gain and linearity depend on supply voltage and load; HEF4011UBT,652 is not a precision amplifier and requires external feedback for stability.
Does HEF4011UBT,652 have built-in input protection diodes?
Yes - HEF4011UBT,652 includes standard CMOS input protection diodes to VDD and VSS, as implied by the "protection diodes" reference in Figure 9 application note and confirmed by LOCMOS family design. These diodes clamp transient overvoltage but limit input voltage to VDD + 0.6 V or VSS − 0.6 V; exceeding these violates absolute maximum ratings. External series resistors are recommended for inputs exposed to >1 mA surge current.
What is the input capacitance of HEF4011UBT,652 and how does it affect high-speed use?
The input capacitance of HEF4011UBT,652 is 10 pF per input, as measured and specified in the AC Characteristics table. This value directly loads upstream drivers, increasing propagation delay and limiting maximum toggle frequency - especially critical in cascaded logic or RC oscillator designs. For example, driving two HEF4011UBT,652 inputs adds 20 pF load; combined with trace capacitance, this may degrade edge rates beyond the ≤20 ns input transition time requirement for guaranteed AC performance.
Is HEF4011UBT,652 RoHS compliant?
HEF4011UBT,652 was originally manufactured pre-RoHS era (1995 datasheet), but current production lots supplied by NXP and authorized distributors meet RoHS Directive 2011/65/EU. The SOT108-1 package uses lead-free terminations and halogen-free molding compound. Always verify compliance via NXP's official product change notices (PCNs) and the HEF4011UBT,652 landing page on nxp.com for the specific date-code batch.
HEF4011UBT,652 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- 4000B
- Package/Case:
- 14-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Logic Type:
- NAND Gate
- Number of Circuits:
- 4
- Number of Inputs:
- 2
- Features:
- -
- Voltage - Supply:
- 3V ~ 15V
- Current - Quiescent (Max):
- 4 µA
- Current - Output High, Low:
- 3mA, 3mA
- Input Logic Level - Low:
- 1V ~ 2.5V
- Input Logic Level - High:
- 4V ~ 12.5V
- Max Propagation Delay @ V, Max CL:
- 40ns @ 15V, 50pF
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-SO
HEF4011UBT,652 FAQ
1.How can I place an order for HEF4011UBT,652 through Aetrix?
Please submit a Request for Quotation (RFQ) for HEF4011UBT,652 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for HEF4011UBT,652 reliable?
The price and inventory of HEF4011UBT,652 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for HEF4011UBT,652 is usually 5 days.
3.What payment methods are accepted for HEF4011UBT,652?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for HEF4011UBT,652 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for HEF4011UBT,652?
HEF4011UBT,652 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your HEF4011UBT,652 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for HEF4011UBT,652?
For technical support, including HEF4011UBT,652 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your HEF4011UBT,652 requirements.
6.How does Aetrix verify that HEF4011UBT,652 is sourced from the original manufacturer or authorized distributors?
All HEF4011UBT,652 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that HEF4011UBT,652 meets industry standards.
7.What is the process for return or replacement of HEF4011UBT,652?
All HEF4011UBT,652 units undergo pre-shipment inspection (PSI). If there is an issue with HEF4011UBT,652, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The HEF4011UBT,652 part is unused and in its original packaging.
Return procedure for HEF4011UBT,652:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
HEF4011UBT,652 Tags
-
SN74LVC1G14DBVR
Texas Instruments
-
SN74LVC1G14DCKR
Texas Instruments
-
SN74AHC1G14DBVR
Texas Instruments
-
SN74LVC1G08DBVR
Texas Instruments
-
SN74LVC1G08DCKR
Texas Instruments
-
SN74LVC1G32DCKR
Texas Instruments
-
SN74LVC1G04DBVR
Texas Instruments
.jpg)
-
74LVC1G08GW,125
Nexperia USA Inc.
-
SN74LVC1G04DCKR
Texas Instruments
-
SN74AHC1G08DBVR
Texas Instruments
-
SN74LVC1G32DBVR
Texas Instruments
-
SN74AHCT1G08DBVR
Texas Instruments
Tech Hub
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
LDO regulator guide covering low dropout voltage, power dissipation, thermal design, PSRR, output noise, capacitor stability, adjustable LDO circuits, LDO vs buck converter and datasheet selection chec…
Conditional Access Module guide covering CAM meaning, CI/CI+ interface, smart card authorization, DVB security workflow, TV and set-top box compatibility, internal electronics, ESD protection, connecto…
Guide to electronic component obsolescence covering EOL risk, PCN/PDN notices, last-time buy planning, replacement options, form-fit-function validation, counterfeit risk and BOM lifecycle management.
18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…
Hall effect sensor guide covering working principle, linear and digital sensors, Arduino circuits, current sensing, speed detection, automotive applications, A3144 examples, signal filtering and datash…

