NXP Semiconductors HEF4047BP,652
- Part No.:
- HEF4047BP,652
- Manufacturer:
- NXP Semiconductors
- Category:
- Multivibrators
- Package:
- 14-DIP (0.300", 7.62mm)
- Datasheet:
-
HEF4047BP,652.pdf
- Description:
- IC MULTIVIBRATOR 50NS 14DIP
- Quantity:
- Payment:

- Shipping:

Inventory:4,223
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
HEF4047BP,652 from Nexperia is a CMOS retriggerable monostable/astable multivibrator in SO14 package, operating from 3 V to 15 V supply, with true/complement buffered outputs, external RC timing (Rt, Ct), and ±2000 V HBM ESD protection. It serves as a programmable pulse generator or free-running oscillator in timing-critical analog-digital interface circuits.
For engineers reviewing the HEF4047BP,652 datasheet, HEF4047BP,652 pinout, HEF4047BP,652 application, or HEF4047BP,652 equivalent, key selection factors include its dual-mode operation (monostable/astable), retriggerable pulse expansion capability, 50% duty cycle in astable mode, fast propagation delays down to 19 ns at 10 V, and compatibility with standard 4000-series logic families.
Technical Context
The HEF4047BP,652 integrates a gate-able astable multivibrator core with edge-triggered monostable functionality, using internal flip-flops and logic-controlled oscillator feedback. Its timing is fully determined by external Rt (10 kΩ–1 MΩ) and Ct (≥100 pF), with pulse width formulas tA = 4.40 RtCt (astable) and tM = 2.48 RtCt (monostable) verified across -40 °C to +85 °C.
Input clamping diodes enable interfacing to voltages beyond VDD using current-limiting resistors. The device supports positive/negative-edge triggering, retriggering via dedicated RETRIGGER input, master reset (MR), and external counter extension-enabling precise long-duration pulses without large capacitors.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply voltage range | 3 V to 15 V - enables direct use with legacy 5 V, 10 V, or 12 V logic rails without level-shifting |
| Astable output period | tA = 4.40 RtCt - provides predictable square-wave generation with 50% duty cycle at O/O outputs |
| Monostable pulse width | tM = 2.48 RtCt - delivers accurate one-shot timing independent of trigger pulse duration |
| Propagation delay (tPLH) | Min 19 ns at 10 V - ensures tight timing control in high-speed digital timing applications |
| ESD protection | HBM > 2000 V, CDM > 1000 V - reduces handling sensitivity and improves board-level robustness |
| Operating temperature | -40 °C to +85 °C - qualified for industrial and automotive under-hood environments |
| Output drive strength | IOL = 3.6 mA at 15 V - sufficient to directly drive TTL loads or small capacitive buses |
Pinout & Package
HEF4047BP,652 is housed in a plastic small outline package (SO14), SOT108-1, with 14 leads and 3.9 mm body width. Pin 1 is CTC (external capacitor connection), pin 7 is VSS (ground), pin 14 is VDD (supply), and pin 10/11 provide true/complement buffered outputs.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - CTC | External timing capacitor node | Common connection point for Ct; forms RC network with RTC (pin 2) and RCTC (pin 3) |
| 2 - RTC | External timing resistor node | Connects to Rt; completes RC timing network with CTC (pin 1) and RCTC (pin 3) |
| 3 - RCTC | RC junction & protected input | Shared terminal for Rt/Ct; includes enhanced ESD protection requiring extra handling care |
| 4,5 - ASTABLE | Astable mode control inputs | Enable free-running oscillation (pin 4 HIGH) or gating (pin 5 for complement, pin 4 for true) |
| 6 - -TRIGGER | Negative-edge monostable input | Triggers output on falling edge when +TRIGGER (pin 8) is HIGH |
| 7 - VSS | Ground reference | Logic and power ground return; must be low-impedance for stable timing |
| 8 - +TRIGGER | Positive-edge monostable input | Triggers output on rising edge when -TRIGGER (pin 6) is LOW |
| 9 - MR | Master reset | Asynchronous active-HIGH reset; terminates output pulse immediately or prevents startup |
| 10,11 - O / O | True and complement outputs | Buffered, phase-inverted square-wave or monostable pulses; drive capability up to 3.6 mA |
| 12 - RETRIGGER | Retrigger control | Enables pulse-width expansion when asserted concurrently with +TRIGGER (pin 8) |
| 13 - OSCILLATOR OUTPUT | Half-frequency clock output | Provides fOSC = fO/2 in astable mode; not guaranteed 50% duty cycle |
| 14 - VDD | Positive supply | CMOS supply rail; decoupling capacitor required near pin for noise immunity |
Key Features
| Feature | Design Value |
|---|---|
| Retriggerable monostable mode | Extends output pulse duration on successive +TRIGGER/RETRIGGER edges-ideal for pulse stretching or missing-pulse detection |
| Dual-mode configuration | Single IC supports both precision one-shot timing and stable square-wave generation-reduces BOM count and layout complexity |
| Input clamp diodes | Permits safe interfacing to signals exceeding VDD using series current-limiting resistors-eliminates need for external protection diodes |
| 50% duty cycle astable output | O and O outputs deliver symmetrical square waves-critical for clock distribution, PWM reference, and balanced switching |
| External counter extension | Supports coupling O output to counters (e.g., HEF4017B) for digitally programmable long-duration pulses-enables microsecond-to-second timing with small RC components |
Applications
| Industrial Timing Controller | Legacy System Clock Generator |
|---|---|
Use Scenario: Generating precise start/stop pulses for motor sequencing, valve actuation, or conveyor belt control in PLC-based systems. IC Role / Device Role / Timing Role: Monostable multivibrator providing adjustable, retriggerable on-time pulses synchronized to sensor inputs. Use Value: Pulse width accuracy maintained at duty cycles approaching 100%, enabling reliable timing even under extended activation conditions. | Use Scenario: Replacing aging discrete timer circuits in retrofitted instrumentation or test equipment requiring stable 1–100 kHz clocks. IC Role / Device Role / Timing Role: Astable multivibrator generating clean, 50% duty-cycle square waves for clocking 4000-series logic or ADC sampling. Use Value: Guaranteed 50% duty cycle at O/O outputs eliminates skew in synchronous logic chains and simplifies downstream signal conditioning. |
| Pulse Width Modulator Reference | Power Supply Soft-Start Circuit |
Use Scenario: Providing fixed-frequency, variable-duty-cycle reference for analog PWM controllers in DC-DC converters. IC Role / Device Role / Timing Role: Astable multivibrator with gated operation (via ASTABLE pins) enabling duty-cycle adjustment through external logic. Use Value: True/complement outputs allow differential drive of gate drivers or complementary switching stages without external inverters. | Use Scenario: Controlling gradual ramp-up of gate drive voltage during power-on in industrial SMPS or motor drives. IC Role / Device Role / Timing Role: Monostable multivibrator triggered by power-good signal to generate controlled soft-start delay. Use Value: Fast recovery time independent of pulse width ensures consistent startup behavior across temperature and supply variations. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar multivibrator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| CD4047BE | Same functional architecture and pinout; lower ESD rating (HBM > 2000 V not specified), wider VDD tolerance (3–18 V), but no RCTC-specific ESD warning | Less suited for high-ESD environments; acceptable where cost or legacy sourcing dominates | Select CD4047BE only if ESD robustness is secondary and 18 V operation is required |
| 74HC4047 | Higher speed (tPLH typ. 12 ns at 5 V), narrower VDD range (2–6 V), no retrigger input-requires external logic for retriggering | Not suitable for 10–15 V systems or retrigger-only designs; better for battery-powered 3.3 V logic | Choose 74HC4047 only for low-voltage, high-speed applications where retriggering is implemented externally |
Compared with CD4047BE and 74HC4047, the HEF4047BP,652 uniquely combines industrial-grade ESD protection, full 3–15 V operation, integrated retrigger functionality, and explicit RCTC handling guidance-making it optimal for ruggedized, mixed-supply, and maintenance-sensitive timing designs.
Availability
HEF4047BP,652 is available at Aetrix Electronics and suitable for industrial timing controllers, legacy system clock generators, pulse width modulator references, and power supply soft-start circuits requiring stable component supply and long-term lifecycle support.
Supply support for HEF4047BP,652 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a global semiconductor expert focused on essential efficiency, delivering high-performance logic, discrete, and MOSFET solutions for automotive, industrial, and consumer markets.
The HEF4047BP,652 belongs to Nexperia's legacy CMOS logic family designed for robust, low-power timing functions in harsh environments-emphasizing reliability, wide supply range, and ESD resilience over raw speed.
FAQ
What is the maximum supply voltage for the HEF4047BP,652?
The HEF4047BP,652 supports a maximum supply voltage of 15 V, with absolute maximum rating at +18 V. Operation above 15 V is outside recommended conditions and may compromise timing accuracy or long-term reliability. The device is fully specified from 3 V to 15 V, making HEF4047BP,652 suitable for both 5 V and 12 V industrial systems without level translation.
How does the retrigger function work on the HEF4047BP,652?
The HEF4047BP,652 supports retriggering by applying concurrent pulses to both +TRIGGER (pin 8) and RETRIGGER (pin 12). Each valid edge extends the output pulse duration, allowing dynamic pulse-width adjustment. This behavior is intrinsic to the HEF4047BP,652 design and requires no external components-unlike alternatives such as 74HC4047, which lack dedicated retrigger logic.
Can the HEF4047BP,652 generate a precise 50% duty cycle output?
Yes-the HEF4047BP,652 guarantees a 50% duty cycle at the O and O outputs in astable mode. However, the OSCILLATOR OUTPUT (pin 13) provides half the frequency but does not guarantee 50% duty cycle. This distinction is critical: use O/O for balanced clocking, and avoid relying on pin 13 for symmetric waveform generation in timing-critical paths.
What are the minimum and maximum values for Rt and Ct in the HEF4047BP,652 timing network?
The HEF4047BP,652 recommends Rt between 10 kΩ and 1 MΩ, and Ct ≥ 100 pF. While oscillation can occur outside these ranges, accuracy degrades due to stray capacitance and internal switch resistance effects. These limits ensure stable operation and maintain the specified tA = 4.40 RtCt and tM = 2.48 RtCt relationships across temperature for HEF4047BP,652.
Is the HEF4047BP,652 pin-compatible with older HEF4047 variants?
Yes-the HEF4047BP,652 shares identical pinout, electrical characteristics, and functional behavior with HEF4047BT and legacy HEF4047B versions in SO14 (SOT108-1) package. The "P" suffix denotes the same plastic SO14 variant; differences are limited to date code, traceability, and minor process enhancements-not pin assignment or timing behavior-ensuring drop-in replacement for HEF4047BP,652 in existing designs.
HEF4047BP,652 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- 4000B
- Package/Case:
- 14-DIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Logic Type:
- Astable, Monostable
- Independent Circuits:
- 1
- Schmitt Trigger Input:
- No
- Propagation Delay:
- 50 ns
- Current - Output High, Low:
- -
- Voltage - Supply:
- 4.5 V ~ 15.5 V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 14-DIP
HEF4047BP,652 FAQ
1.How can I place an order for HEF4047BP,652 through Aetrix?
Please submit a Request for Quotation (RFQ) for HEF4047BP,652 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for HEF4047BP,652 reliable?
The price and inventory of HEF4047BP,652 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for HEF4047BP,652 is usually 5 days.
3.What payment methods are accepted for HEF4047BP,652?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for HEF4047BP,652 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for HEF4047BP,652?
HEF4047BP,652 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your HEF4047BP,652 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for HEF4047BP,652?
For technical support, including HEF4047BP,652 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your HEF4047BP,652 requirements.
6.How does Aetrix verify that HEF4047BP,652 is sourced from the original manufacturer or authorized distributors?
All HEF4047BP,652 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that HEF4047BP,652 meets industry standards.
7.What is the process for return or replacement of HEF4047BP,652?
All HEF4047BP,652 units undergo pre-shipment inspection (PSI). If there is an issue with HEF4047BP,652, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The HEF4047BP,652 part is unused and in its original packaging.
Return procedure for HEF4047BP,652:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
HEF4047BP,652 Tags

-
SN74LVC1G123DCUR
Texas Instruments
-
CD4047BM96
Texas Instruments

-
SN74LVC1G123DCTR
Texas Instruments
-
CD74HC221M96
Texas Instruments

-
CD14538BE
Texas Instruments

-
SN74LVC1G123YZPR
Texas Instruments

-
SN74LVC1G123DCUT
Texas Instruments
-
MC14538BDR2G
onsemi

-
74VHC123AMX
onsemi

-
LTC6993CS6-2#TRMPBF
Analog Devices Inc.

-
LTC6993CS6-3#TRMPBF
Analog Devices Inc.

-
LTC6993CS6-1#TRMPBF
Analog Devices Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

