NXP Semiconductors HEF4938BT,112
- Part No.:
- HEF4938BT,112
- Manufacturer:
- NXP Semiconductors
- Category:
- Multivibrators
- Package:
- 16-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
HEF4938BT,112.pdf
- Description:
- IC MULTIVIBRATOR 40NS 16SO
- Quantity:
- Payment:

- Shipping:

Inventory:1,558
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
HEF4938BT,112 from NXP Semiconductors is a dual retriggerable-resettable monostable multivibrator in SO16 package, operating from 3 V to 15 V supply, delivering precise pulse widths from 10 μs to infinity via external REXT/CEXT, with ±0.2 % temperature stability and Schmitt-trigger inputs tolerant of slow edges. It serves as a timing control element in digital logic systems requiring accurate, edge-triggered one-shot pulses.
For engineers reviewing the HEF4938BT,112 datasheet, HEF4938BT,112 pinout, HEF4938BT,112 application, or HEF4938BT,112 equivalent, this device supports dual independent monostable operation with active-low reset, leading/trailing-edge triggering, and LOCMOS-based precision timing for industrial control, instrumentation, and legacy logic interfacing where stable, externally programmable pulse generation is required.
Technical Context
The HEF4938BT,112 implements two independent monostable circuits using LOCMOS linear design techniques to ensure tight output pulse width accuracy (±0.2 % over −40 °C to +85 °C) and low sensitivity to supply voltage variation (±1.5 % across 5–15 V). Each channel features separate active-low direct reset (nCD), dual-edge trigger inputs (nA for falling-edge, nB for rising-edge), and complementary outputs (nQ/nQ).
Timing is fully determined by external components: tW = REXT × CEXT, with CEXT ≥ 2000 pF and REXT ≥ 5 kΩ. Propagation delays range from 40 ns (15 V, CL = 0 pF) to 440 ns (5 V, CL = 50 pF), and recovery time after reset is as low as 5 ns at 15 V.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 3 V to 15 V - Enables interoperability with 5 V, 10 V, and 15 V logic families without level-shifting. |
| Pulse Width Accuracy | ±0.2 % over −40 °C to +85 °C - Ensures stable timing in industrial ambient conditions without recalibration. |
| Output Pulse Range | 10 μs to ∞ - Supports both short-duration event capture and long-delay timing via REXT/CEXT selection. |
| Trigger Edge Support | Falling edge on nA, rising edge on nB - Allows flexible synchronization to either signal transition without external inverters. |
| Reset Response Time | 40 ns max (5 V) to 80 ns max (15 V) - Guarantees immediate pulse termination for safety-critical or priority-interrupt timing. |
| Input Rise/Fall Tolerance | Up to 3.75 μs/V (5 V) - Accepts slow-switching signals from mechanical switches or RC networks without false triggering. |
| Operating Temperature | −40 °C to +125 °C ambient - Validated for extended industrial and harsh-environment deployment. |
Pinout & Package
HEF4938BT,112 is housed in a plastic small outline package (SO16), 16-lead, 3.9 mm body width (SOT109-1), with gull-wing leads and standard JEDEC-compliant footprint.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 15 (1CEXT, 2CEXT) | External capacitor ground connection | Must be tied directly to VSS; provides reference node for timing capacitor CEXT. |
| 2, 14 (1REXT/CEXT, 2REXT/CEXT) | Timing resistor/capacitor node | Connects REXT and CEXT to set tW = REXT × CEXT; high-impedance input with ≤15 pF capacitance. |
| 3, 13 (1CD, 2CD) | Active-low direct reset | Asynchronous termination of output pulse regardless of trigger state; overrides all timing functions. |
| 4, 12 (1B, 2B) | Rising-edge trigger input | Triggers monostable on positive-going transition; Schmitt-trigger input rejects noise on slow edges. |
| 5, 11 (1A, 2A) | Falling-edge trigger input | Triggers monostable on negative-going transition; enables edge-selective timing without external inversion. |
| 6, 10 (1Q, 2Q) | True output | Active-HIGH output pulse with rail-to-rail swing (VOL ≤ 0.05 V, VOH ≥ 14.95 V at 15 V). |
| 7, 9 (1Q, 2Q) | Complementary output | Active-LOW inverted pulse; supports differential signaling or dual-signal logic interfaces. |
| 8 (VSS) | Ground supply | Reference for all inputs, outputs, and timing components; must be low-impedance connection. |
| 16 (VDD) | Positive supply | Power rail for entire IC; decoupling capacitor recommended near pin for noise immunity. |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent monostables | Enables two synchronized or isolated timing channels on one die-reduces board space and BOM count vs. discrete solutions. |
| Retriggerable & resettable operation | Allows pulse extension during ongoing output (retrigger) or forced early termination (reset), supporting dynamic timing control. |
| LOCMOS precision timing core | Delivers ±0.2 % pulse width stability over temperature-superior to standard CMOS monostables for metrology-grade applications. |
| Schmitt-trigger inputs | Eliminates need for external hysteresis circuitry when interfacing with noisy or slow-rise signals (e.g., mechanical switches, RC filters). |
| Wide supply range (3–15 V) | Supports direct integration into mixed-voltage systems (TTL, CMOS, 12 V logic) without regulators or level shifters. |
Applications
| Industrial Timing Control | Legacy Logic Interface |
|---|---|
|
Use Scenario: Generating precise delay pulses for PLC I/O strobing, motor start-up sequencing, or sensor sampling windows in factory automation. IC Role / Device Role / Timing Role: Dual monostable provides independent, resettable timing for two parallel control paths with shared reset coordination. Use Value: ±0.2 % pulse width stability ensures consistent machine cycle timing across temperature swings, reducing process drift. |
Use Scenario: Interfacing microcontroller GPIOs with older 5 V/12 V TTL or CMOS logic subsystems requiring clean, edge-triggered enable pulses. IC Role / Device Role / Timing Role: Acts as a programmable one-shot pulse generator with configurable edge sensitivity and reset override. Use Value: Eliminates need for discrete RC timers and comparators-reducing component count while improving repeatability and noise immunity. |
| Instrumentation Signal Conditioning | Power Sequencing Supervisor |
|
Use Scenario: Debouncing front-panel pushbuttons and generating fixed-duration gate signals for analog multiplexers or ADC sample-and-hold circuits. IC Role / Device Role / Timing Role: Provides edge-triggered, retriggerable pulses with sub-100 ns resolution and fast reset response. Use Value: Schmitt-trigger inputs tolerate slow switch bounce; wide VDD range allows direct use with 3.3 V MCU and 12 V analog rails. |
Use Scenario: Enforcing strict power-up/down timing sequences between FPGA, memory, and analog subsystems in embedded test equipment. IC Role / Device Role / Timing Role: Generates sequenced enable pulses with adjustable duration and hard reset capability for fault recovery. Use Value: Active-low reset (nCD) allows system-level watchdog or fault signal to immediately abort any ongoing timing sequence. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar monostable multivibrator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 74HC4538D,653 | CMOS-based dual monostable; no LOCMOS precision-pulse width accuracy ±5 % over temperature; lacks Schmitt-trigger inputs. | Lower-cost option for non-critical timing; requires external hysteresis for noisy inputs and tighter tolerance specs. | Select when absolute pulse accuracy is not required and cost is prioritized over stability. |
| CD4098BE | CMOS dual retriggerable monostable; operates up to 18 V but exhibits ±10 % pulse width variation over temperature; no guaranteed min/max tW spec. | Suitable for general-purpose timing in battery-powered or wide-VDD designs where precision is secondary. | Choose for legacy designs or ultra-wide supply range (3–18 V), accepting reduced timing fidelity. |
Compared with 74HC4538D,653 and CD4098BE, the HEF4938BT,112 delivers superior pulse width stability (±0.2 % vs. ±5–10 %), integrated Schmitt triggers, and guaranteed minimum pulse width (12 ns at 15 V), making it optimal for industrial instrumentation and deterministic control where timing repeatability is critical.
Availability
HEF4938BT,112 is available at Aetrix Electronics and suitable for industrial timing control, legacy logic interface, instrumentation signal conditioning, and power sequencing supervisor applications requiring stable component supply across extended temperature ranges and multi-voltage environments.
Supply support for HEF4938BT,112 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor company specializing in secure connectivity solutions for automotive, industrial, and IoT applications, with leadership in high-reliability logic, RF, and interface ICs.
The HEF4938BT,112 belongs to NXP's legacy LOCMOS logic family, designed specifically for precision timing applications demanding high accuracy, wide supply range, and robust noise immunity in industrial and instrumentation systems.
FAQ
What is the minimum external timing capacitor value supported by the HEF4938BT,112?
The HEF4938BT,112 requires a minimum external timing capacitor (CEXT) of 2000 pF, as specified in the datasheet. Using smaller values may compromise pulse width accuracy and stability due to leakage and parasitic effects. The HEF4938BT,112 does not impose an upper limit on CEXT, allowing flexibility for long-duration timing applications.
Can the HEF4938BT,112 generate pulses shorter than 10 μs?
Yes-the HEF4938BT,112 can produce pulses as short as 12 ns (at 15 V) for the nB-triggered path and 24 ns (at 15 V) for the nA-triggered path, per dynamic characteristics tables. The "10 μs to infinity" range refers to typical programmable widths using REXT/CEXT; minimum intrinsic pulse width is governed by propagation delay and internal timing limits.
Does the HEF4938BT,112 require external pull-up or pull-down resistors on unused inputs?
Yes-unused inputs on the HEF4938BT,112 must be connected to VDD, VSS, or another driven input to prevent floating states that could cause excessive supply current or erratic behavior. This requirement is explicitly stated in the General Description section of the datasheet and applies to all inputs including nA, nB, and nCD.
How does the HEF4938BT,112 handle simultaneous trigger and reset events?
The HEF4938BT,112 gives priority to the active-low reset input (nCD): a LOW on nCD immediately terminates the output pulse regardless of concurrent trigger activity on nA or nB. This asynchronous reset behavior is confirmed in the Functional Description and Timing Diagram sections of the datasheet.
Is the HEF4938BT,112 pin-compatible with the HEF4938BP (DIP16) variant?
Yes-the HEF4938BT,112 (SO16) and HEF4938BP (DIP16) share identical pin numbering, pin functions, and electrical specifications. Both variants implement the same dual monostable functionality and timing architecture; only the package type differs. PCB layout must accommodate SO16 footprint dimensions, but no signal routing changes are needed.
HEF4938BT,112 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- 4000B
- Package/Case:
- 16-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Logic Type:
- Monostable
- Independent Circuits:
- 2
- Schmitt Trigger Input:
- No
- Propagation Delay:
- 40 ns
- Current - Output High, Low:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SO
HEF4938BT,112 FAQ
1.How can I place an order for HEF4938BT,112 through Aetrix?
Please submit a Request for Quotation (RFQ) for HEF4938BT,112 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for HEF4938BT,112 reliable?
The price and inventory of HEF4938BT,112 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for HEF4938BT,112 is usually 5 days.
3.What payment methods are accepted for HEF4938BT,112?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for HEF4938BT,112 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for HEF4938BT,112?
HEF4938BT,112 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your HEF4938BT,112 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for HEF4938BT,112?
For technical support, including HEF4938BT,112 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your HEF4938BT,112 requirements.
6.How does Aetrix verify that HEF4938BT,112 is sourced from the original manufacturer or authorized distributors?
All HEF4938BT,112 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that HEF4938BT,112 meets industry standards.
7.What is the process for return or replacement of HEF4938BT,112?
All HEF4938BT,112 units undergo pre-shipment inspection (PSI). If there is an issue with HEF4938BT,112, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The HEF4938BT,112 part is unused and in its original packaging.
Return procedure for HEF4938BT,112:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
HEF4938BT,112 Tags

-
SN74LVC1G123DCUR
Texas Instruments
-
CD4047BM96
Texas Instruments

-
SN74LVC1G123DCTR
Texas Instruments
-
CD74HC221M96
Texas Instruments

-
CD14538BE
Texas Instruments

-
SN74LVC1G123YZPR
Texas Instruments

-
SN74LVC1G123DCUT
Texas Instruments
-
MC14538BDR2G
onsemi

-
74VHC123AMX
onsemi

-
LTC6993CS6-2#TRMPBF
Analog Devices Inc.

-
LTC6993CS6-3#TRMPBF
Analog Devices Inc.

-
LTC6993CS6-1#TRMPBF
Analog Devices Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
