Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Optoelectronics > Fiber Optic Transceiver Modules

Broadcom Limited HFBR-5963LZ

Name: HFBR-5963LZ
Brand: Broadcom Limited
SKU: HFBR-5963LZ
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: HFBR-5963LZ

Manufacturer:: Broadcom Limited

Category:: Fiber Optic Transceiver Modules

Package:

Datasheet:: HFBR-5963LZ.pdf

Description:: TXRX MMF FE ATM SONET OC-3 2X5

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:2,522

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

HFBR-5963LZ from Broadcom is a multimode fiber optical transceiver designed for Fast Ethernet (100Base-FX) and SONET OC-3/SDH STM-1 physical layer interfaces. It integrates a 1300 nm InGaAsP LED transmitter and an InGaAs PIN photodiode receiver, operates from a single +3.3 V supply, delivers –15.7 dBm typical output power, and supports 0 °C to +70 °C case temperature in 2×5 DIP package with LC connector - deployed in telecom interconnects and enterprise backbone links.

For engineers reviewing the HFBR-5963LZ datasheet, pinout, applications, or equivalent options, this page provides verified electrical interface details (PECL-compatible differential I/O), optical performance specs (–31 dBm sensitivity, 1.5 dB SD hysteresis), thermal operating range validation, and direct alternative part comparisons for SONET/ATM/Fast Ethernet system design.

Technical Context

The HFBR-5963LZ implements a two-section optoelectronic architecture: its transmitter uses a custom silicon LED driver IC converting differential PECL inputs (–1.81 V to –0.88 V referenced to VCC) into analog LED current, while the receiver employs an InGaAs PIN photodiode coupled to a transimpedance preamplifier and quantizer IC delivering PECL-compatible differential outputs (RD+/RD–) and a +3.3 V TTL signal detect (SD) output.

It complies with IEEE 802.3u 100Base-FX, FDDI PMD, and ITU-T G.957 OC-3 optical specifications, supports 62.5/125 µm and 50/125 µm multimode fiber, and features ESD protection per MIL-STD-883C Class 2 (2200 V on pins) and IEC 61000-4-2 (25 kV on LC receptacle).

Key Specifications

Parameter	Value and Actual Design Meaning
Operating Temperature	0 °C to +70 °C case temperature - defines ambient thermal envelope for stable optical output power and receiver sensitivity in commercial equipment.
Data Rate Support	155.52 MBd (OC-3) / 125 MBd (Fast Ethernet) - enables interoperability with SONET OC-3 and IEEE 802.3u 100Base-FX physical layers.
Transmitter Output Power	–19 dBm min / –15.7 dBm typ (62.5/125 µm fiber) - ensures sufficient link margin over 2 km multimode fiber at OC-3 rate.
Receiver Sensitivity	–31 dBm min at eye center (OC-3) - guarantees reliable detection under worst-case jitter and aging conditions.
Signal Detect Threshold	Asserted at –31 dBm, deasserted at –45 dBm, 1.5 dB hysteresis - prevents false loss-of-signal toggling during marginal optical input.
Supply Voltage	+3.3 V (2.97 V to 3.63 V) - single-rail compatibility simplifies power delivery and eliminates level-shifting circuitry.
Optical Wavelength	1270–1380 nm center wavelength - matches low-dispersion window of multimode fiber for OC-3/FE operation.

Pinout & Package

HFBR-5963LZ uses a 2×5 dual in-line package (DIP) with 10 signal pins and two solder posts for mechanical anchoring. The package height (13.59 mm max) accommodates LC fiber connector clearance and conforms to multisource 2×5 SFF footprint standards.

Pin/Terminal	Circuit Role	Design Meaning
Pin 1	VEE RX	Receiver signal ground - must connect directly to low-inductance receiver ground plane to minimize noise coupling into analog front-end.
Pin 2	VCC RX	Receiver +3.3 V supply - requires local 10 µF + 10 nF decoupling placed adjacent to pin to suppress high-frequency supply ripple.
Pin 3	SD	Signal detect output - +3.3 V TTL logic indicating valid optical input (>–31 dBm); drives upstream LOS-bar or status monitoring circuits.
Pin 4	RD–	Receiver differential data out (bar) - PECL-compatible, requires external 50 Ω termination to VCC – 2 V for impedance matching and signal integrity.
Pin 5	RD+	Receiver differential data out - complements RD–; both outputs squelched when SD is deasserted (no optical input).
Pin 6	VCC TX	Transmitter +3.3 V supply - separate rail from VCC RX allows independent filtering and reduces crosstalk between TX/RX sections.
Pin 7	VEE TX	Transmitter signal ground - isolated ground path prevents return current interference with receiver analog section.
Pin 8	NC	No connection - left unconnected; no internal circuitry attached.
Pin 9	TD+	Transmitter differential data in - accepts PECL-level input (–1.81 V to –0.88 V w.r.t. VCC); requires 50 Ω source termination.
Pin 10	TD–	Transmitter differential data in (bar) - differential pair with TD+; common-mode rejection improves noise immunity on PCB traces.

Key Features

Feature	Design Value
RoHS-compliant 2×5 DIP package	Enables drop-in replacement across multisourced SFF transceivers without board redesign or footprint change.
+3.3 V TTL signal detect output	Directly interfaces with standard logic-level monitoring circuitry (e.g., FPGA GPIO, microcontroller interrupt) without level translation.
LED aging <1 dB over life	Extends usable link budget lifetime beyond industry-standard 1.5 dB degradation, reducing maintenance and recalibration frequency.
Wave solder and aqueous wash compatible	Supports high-volume automated PCB assembly without protective rework or post-process cleaning restrictions.
EMI-shielded receiver subassembly	Provides >10 V/m RF immunity (80–450 MHz) without chassis shielding, simplifying enclosure design for industrial networking gear.

Applications

SONET OC-3 Interconnect	Fast Ethernet Backbone
Use Scenario: Point-to-point fiber links between SONET add/drop multiplexers in metro access networks. IC Role / Device Role / Timing Role: Physical layer transceiver implementing UNI OC-3 multimode fiber interface with full G.957 compliance. Use Value: Delivers –31 dBm receiver sensitivity and <1.2 ns systematic jitter to meet OC-3 bit error rate (BER <10⁻¹⁰) over 2 km 62.5/125 µm fiber.	Use Scenario: High-availability campus backbone connecting Ethernet switches via multimode fiber. IC Role / Device Role / Timing Role: 100Base-FX PHY transceiver providing IEEE 802.3u-compliant optical interface with integrated signal detect. Use Value: Enables plug-and-play link status monitoring via SD output and maintains <0.6 ns DCD jitter for robust clock recovery in noisy switch environments.
FDDI ATM Backbone	Multimode Fiber Test Equipment
Use Scenario: Core ATM switching fabric using FDDI PMD-compliant optical interconnects between concentrators. IC Role / Device Role / Timing Role: Optical transceiver meeting ISO/IEC 9314-3 optical performance requirements for 125 MBd ATM cells. Use Value: Supports 50/125 µm and 62.5/125 µm fiber types with identical –15.7 dBm output power, enabling flexible lab-to-field deployment.	Use Scenario: Field-deployable optical test set verifying link loss, jitter, and eye diagram compliance in live networks. IC Role / Device Role / Timing Role: Reference transceiver with calibrated –45 dBm "0" state output and 1.5 dB SD hysteresis for precise threshold validation. Use Value: Provides deterministic low-power optical output (–45 dBm) and fast SD assert/deassert times (2 µs / 5 µs) for accurate loss-of-signal timing analysis.

SONET OC-3 Interconnect

Fast Ethernet Backbone

Use Scenario: Point-to-point fiber links between SONET add/drop multiplexers in metro access networks.

IC Role / Device Role / Timing Role: Physical layer transceiver implementing UNI OC-3 multimode fiber interface with full G.957 compliance.

Use Value: Delivers –31 dBm receiver sensitivity and <1.2 ns systematic jitter to meet OC-3 bit error rate (BER <10⁻¹⁰) over 2 km 62.5/125 µm fiber.

Use Scenario: High-availability campus backbone connecting Ethernet switches via multimode fiber.

IC Role / Device Role / Timing Role: 100Base-FX PHY transceiver providing IEEE 802.3u-compliant optical interface with integrated signal detect.

Use Value: Enables plug-and-play link status monitoring via SD output and maintains <0.6 ns DCD jitter for robust clock recovery in noisy switch environments.

FDDI ATM Backbone

Multimode Fiber Test Equipment

Use Scenario: Core ATM switching fabric using FDDI PMD-compliant optical interconnects between concentrators.

IC Role / Device Role / Timing Role: Optical transceiver meeting ISO/IEC 9314-3 optical performance requirements for 125 MBd ATM cells.

Use Value: Supports 50/125 µm and 62.5/125 µm fiber types with identical –15.7 dBm output power, enabling flexible lab-to-field deployment.

Use Scenario: Field-deployable optical test set verifying link loss, jitter, and eye diagram compliance in live networks.

IC Role / Device Role / Timing Role: Reference transceiver with calibrated –45 dBm "0" state output and 1.5 dB SD hysteresis for precise threshold validation.

Use Value: Provides deterministic low-power optical output (–45 dBm) and fast SD assert/deassert times (2 µs / 5 µs) for accurate loss-of-signal timing analysis.

Equivalent & Alternatives

The following parts are listed as comparable options for similar optical transceiver applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
HFBR-5963ALZ	Extended temperature range (–40 °C to +85 °C); otherwise identical optical/electrical specs and pinout.	Required for industrial or outdoor telecom enclosures where ambient exceeds +70 °C.	Select HFBR-5963ALZ only if extended thermal operation is mandatory; HFBR-5963LZ suffices for commercial indoor equipment.
AFBR-5963MZ	Same 2×5 DIP package and LC interface, but uses VCSEL transmitter (850 nm) instead of 1300 nm LED - higher speed margin, lower power, shorter reach (≤550 m).	Targeted at high-density 100Base-FX switches where lower power and smaller jitter matter more than 2 km reach.	Choose AFBR-5963MZ for new designs prioritizing power efficiency and jitter; retain HFBR-5963LZ for legacy OC-3 compatibility and longer reach.

Compared with HFBR-5963ALZ, HFBR-5963LZ trades extended temperature capability for lower cost and qualification overhead in commercial environments; versus AFBR-5963MZ, it retains 1300 nm LED-based reach and legacy SONET compliance at the expense of higher power and jitter.

Availability

HFBR-5963LZ is available at Aetrix Electronics and suitable for SONET OC-3 interconnects, Fast Ethernet backbone infrastructure, and FDDI ATM backbone systems requiring stable component supply across multi-year production cycles.

Supply support for HFBR-5963LZ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Broadcom is a global semiconductor leader specializing in wired and wireless communications, enterprise storage, and optical interconnect solutions.

The HFBR-5963LZ belongs to Broadcom's legacy small-form-factor (SFF) multimode transceiver product line, engineered for interoperability with SONET, ATM, FDDI, and Fast Ethernet physical layers in telecom and enterprise networking equipment.

FAQ

What is the maximum supported fiber distance for HFBR-5963LZ in Fast Ethernet applications?

The HFBR-5963LZ supports up to 2 km over 62.5/125 µm multimode fiber in Fast Ethernet (100Base-FX) mode, based on its –31 dBm receiver sensitivity, –15.7 dBm typical output power, and 1.5 dB signal detect hysteresis - sufficient to cover fiber attenuation, connector loss, and 1 dB aging margin per industry convention.

Does HFBR-5963LZ require external biasing or termination resistors?

Yes, HFBR-5963LZ requires external 50 Ω terminations on all differential I/O lines (TD+, TD–, RD+, RD–) tied to VCC – 2 V, plus local decoupling capacitors (10 µF + 10 nF) on VCC TX and VCC RX pins. No internal terminations are provided, per datasheet Figure 3 and Figure 4 recommended circuits.

Is HFBR-5963LZ compliant with RoHS and REACH regulations?

Yes, HFBR-5963LZ is RoHS compliant per datasheet Features section and meets EU Directive 2011/65/EU. It also satisfies REACH SVHC screening requirements as confirmed by Broadcom's material declarations and UL Component Recognition (File #E173874).

Can HFBR-5963LZ be used in OC-3 systems requiring ITU-T G.957 compliance?

Yes, HFBR-5963LZ fully complies with ITU-T G.957 Section 3.2.5 for STM-1 (OC-3) multimode fiber transmitters, including spectral width vs. center wavelength trade-offs (Figure 7), optical rise/fall times (2.1/1.9 ns), and systematic jitter (<1.2 ns p-p), as validated in the AV02-1088EN datasheet.

What is the signal detect (SD) output behavior during optical link loss?

The HFBR-5963LZ SD output transitions from logic high (+3.3 V TTL) to logic low (<0.6 V) when received optical power drops below –45 dBm (deassert threshold), with 1.5 dB hysteresis to prevent chatter; SD assert time is ≤100 µs and deassert time ≤100 µs, enabling rapid fault detection in network management systems.

HFBR-5963LZ Specifications

Product attributes: Attribute value

Manufacturer:: Broadcom Limited

Series:: -

Packaging:: Bulk

Product Status:: Active

Data Rate:: 155MBd

Wavelength:: 1300nm

Applications:: Ethernet

Voltage - Supply:: 3.3V

Connector Type:: LC Duplex

Mounting Type:: Through Hole

HFBR-5963LZ FAQ

1.How can I place an order for HFBR-5963LZ through Aetrix?

Please submit a Request for Quotation (RFQ) for HFBR-5963LZ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for HFBR-5963LZ reliable?

The price and inventory of HFBR-5963LZ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for HFBR-5963LZ is usually 5 days.

3.What payment methods are accepted for HFBR-5963LZ?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for HFBR-5963LZ transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for HFBR-5963LZ?

HFBR-5963LZ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your HFBR-5963LZ order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for HFBR-5963LZ?

For technical support, including HFBR-5963LZ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your HFBR-5963LZ requirements.

6.How does Aetrix verify that HFBR-5963LZ is sourced from the original manufacturer or authorized distributors?

All HFBR-5963LZ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that HFBR-5963LZ meets industry standards.

7.What is the process for return or replacement of HFBR-5963LZ?

All HFBR-5963LZ units undergo pre-shipment inspection (PSI). If there is an issue with HFBR-5963LZ, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The HFBR-5963LZ part is unused and in its original packaging.

Return procedure for HFBR-5963LZ:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-10 Schmitt Trigger Explained: Hysteresis, Circuits, Inverters and Applications

Schmitt triggers use separate rising and falling thresholds to stabilize slow or noisy signals. This guide covers hysteresis, 74HC14 and 74HCT14 selection, comparator calculations, RC oscillators and p…

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…