Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Optoelectronics > Fiber Optic Transceiver Modules

Broadcom Limited HFBR-5984LZ

Name: HFBR-5984LZ
Brand: Broadcom Limited
SKU: HFBR-5984LZ
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: HFBR-5984LZ

Manufacturer:: Broadcom Limited

Category:: Fiber Optic Transceiver Modules

Package:

Datasheet:: HFBR-5984LZ.pdf

Description:: TXRX MMF 200MBD CHAN/STORAGE 2X5

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:4,662

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

HFBR-5984LZ from Avago Technologies is a 200 MBd SBCON-compliant fiber optic transceiver with 1300 nm InGaAsP LED transmitter and InGaAs PIN photodiode receiver, operating from a single +3.3 V supply in a 2×5 SFF package with LC receptacle, used for IBM ESCON-compatible channel interconnects in disk/tape drives and communication controllers.

For engineers reviewing the HFBR-5984LZ datasheet, pinout, applications, or equivalent options, this page delivers verified electrical specs (VCC = 2.97–3.63 V, ICC ≤ 175 mA TX / 125 mA RX), optical parameters (PO ≥ –19.5 dBm BOL, PIN Min = –29 dBm), PECL-compatible differential data I/O, Signal Detect functionality, and ESD robustness (Class 2 HBM, 25 kV LC receptacle).

Technical Context

The HFBR-5984LZ integrates a custom silicon LED driver IC converting differential PECL inputs (ECL-referenced to +3.3 V) into analog LED drive current, and a receiver chain comprising an InGaAs PIN photodiode, transimpedance preamplifier, and quantizer IC delivering differential PECL Data Out (RD+/RD−) and single-ended Signal Detect (SD) outputs.

Signal Detect asserts at optical input ≥ –35.5 dBm and deasserts ≤ –45.5 dBm with ≥0.5 dB hysteresis; outputs are squelched when SD is deasserted. The transceiver meets SBCON 200 MBd specification and supports NRZ data encoding with 1.4 ns eye width and ≤0.8 ns total jitter.

Key Specifications

Parameter	Value and Actual Design Meaning
Data Rate	200 MBd - Supports SBCON-compliant ESCON channel links at full specification speed.
Supply Voltage	+3.3 V (2.97–3.63 V) - Single rail operation simplifies power design and enables direct interface with 3.3 V PECL logic.
Transmitter Output	–19.5 dBm min (BOL, 62.5/125 µm fiber) - Ensures sufficient link margin for up to ~1 km multimode fiber runs.
Receiver Sensitivity	–29 dBm (center of eye, BER ≤10⁻¹⁵) - Enables reliable detection under low-light conditions with high noise immunity.
Signal Detect Range	–45.5 to –35.5 dBm with hysteresis - Provides stable loss-of-signal indication without chatter near threshold.
Optical Wavelength	1280–1380 nm - Matches standard 1300 nm window for low dispersion in multimode fiber infrastructure.
ESD Rating	2000–3999 V HBM (Class 2), 25 kV LC receptacle - Meets MIL-STD-883C Method 3015.4 and withstands system-level ESD events.

Pinout & Package

The HFBR-5984LZ uses a multisourced 2×5 SFF package with LC fiber receptacle, compliant with industry-standard footprint and height constraints for LC connector integration.

Pin/Terminal	Circuit Role	Design Meaning
1	VEE RX	Receiver signal ground - Must connect directly to low-inductance receiver ground plane for noise control.
2	VCC RX	Receiver +3.3 V supply - Requires local 10 nF/100 nF decoupling close to pin to suppress high-frequency noise.
3	SD	Signal Detect output - PECL-compatible single-ended flag indicating valid optical input (logic "1") or loss (logic "0").
4	RD−	Receiver differential data out (complement) - PECL output requiring external 50 Ω termination to VCC − 2 V.
5	RD+	Receiver differential data out - Paired with RD−; both outputs squelched when SD is deasserted.
6	VCC TX	Transmitter +3.3 V supply - Dedicated rail with separate decoupling to isolate TX switching noise from RX section.
7	VEE TX	Transmitter signal ground - Isolated from RX ground to prevent ground bounce coupling between sections.
8	TDIS	Transmitter disable - No internal connection; reserved for laser-based variants only (not functional on HFBR-5984LZ).
9	TD+	Transmitter differential data in - PECL-compatible input accepting ECL-shifted logic; requires external 50 Ω termination.
10	TD−	Transmitter differential data in (complement) - Paired with TD+; no internal terminations provided.

Key Features

Feature	Design Value
Single +3.3 V operation	Eliminates need for dual-rail supplies and simplifies PCB layout while maintaining full PECL compatibility.
Differential PECL I/O	Enables noise-immune, high-speed data transmission over backplanes and cables with controlled impedance routing.
Integrated Signal Detect	Provides hardware-level loss-of-signal monitoring without external comparators or firmware polling.
LC fiber interface	Supports hot-pluggable, low-insertion-loss multimode fiber connections compatible with ESCON infrastructure.
Wave solder & aqueous wash compatible	Allows automated PCB assembly without optical subassembly damage using protective process plugs.

Applications

IBM ESCON Channel Interconnect	Disk/Tape Drive Backplane Link
Use Scenario: Connecting mainframe-attached storage controllers to IBM-compatible directors via ESCON protocol. IC Role / Device Role / Timing Role: Full-duplex optical transceiver implementing SBCON physical layer for bidirectional 200 MBd serial data transport. Use Value: Maintains ESCON timing integrity across >10 m multimode fiber runs with guaranteed BER ≤10⁻¹² and built-in Signal Detect for fail-safe link management.	Use Scenario: High-reliability optical interconnect between tape library robotics controller and host channel adapter. IC Role / Device Role / Timing Role: Optical bridge replacing copper for EMI-sensitive, long-reach backplane signaling in enterprise storage enclosures. Use Value: Delivers 1.4 ns eye width and <0.8 ns jitter to sustain error-free operation under thermal stress and mechanical vibration.
Communication Controller Interface	Point-to-Point LAN Backbone
Use Scenario: Fiber-optic uplink between channel attachment unit and front-end processor in telecom switching systems. IC Role / Device Role / Timing Role: Protocol-transparent physical layer transceiver supporting ESCON framing and timing recovery. Use Value: Achieves –29 dBm sensitivity and –19.5 dBm output to support 500 m links with 10 dB system margin and aging compensation (<1 dB LED degradation).	Use Scenario: Secure, EMI-immune data link between two industrial Ethernet switches housed in separate cabinets. IC Role / Device Role / Timing Role: Standalone optical transceiver enabling galvanic isolation and noise-free 200 MBd point-to-point serial communication. Use Value: Leverages 25 kV ESD protection on LC receptacle and internal shielding to operate reliably in electrically noisy factory environments.

IBM ESCON Channel Interconnect

Disk/Tape Drive Backplane Link

Use Scenario: Connecting mainframe-attached storage controllers to IBM-compatible directors via ESCON protocol.

IC Role / Device Role / Timing Role: Full-duplex optical transceiver implementing SBCON physical layer for bidirectional 200 MBd serial data transport.

Use Value: Maintains ESCON timing integrity across >10 m multimode fiber runs with guaranteed BER ≤10⁻¹² and built-in Signal Detect for fail-safe link management.

Use Scenario: High-reliability optical interconnect between tape library robotics controller and host channel adapter.

IC Role / Device Role / Timing Role: Optical bridge replacing copper for EMI-sensitive, long-reach backplane signaling in enterprise storage enclosures.

Use Value: Delivers 1.4 ns eye width and <0.8 ns jitter to sustain error-free operation under thermal stress and mechanical vibration.

Communication Controller Interface

Point-to-Point LAN Backbone

Use Scenario: Fiber-optic uplink between channel attachment unit and front-end processor in telecom switching systems.

IC Role / Device Role / Timing Role: Protocol-transparent physical layer transceiver supporting ESCON framing and timing recovery.

Use Value: Achieves –29 dBm sensitivity and –19.5 dBm output to support 500 m links with 10 dB system margin and aging compensation (<1 dB LED degradation).

Use Scenario: Secure, EMI-immune data link between two industrial Ethernet switches housed in separate cabinets.

IC Role / Device Role / Timing Role: Standalone optical transceiver enabling galvanic isolation and noise-free 200 MBd point-to-point serial communication.

Use Value: Leverages 25 kV ESD protection on LC receptacle and internal shielding to operate reliably in electrically noisy factory environments.

Equivalent & Alternatives

The following parts are listed as comparable options for similar fiber optic transceiver applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
HFBR-5982LZ	Same 2×5 SFF package and LC interface but rated for 125 MBd; lower optical output (–21 dBm) and reduced sensitivity (–27 dBm).	Suitable for legacy ESCON systems operating below 200 MBd; not interoperable at full SBCON rate.	Select HFBR-5982LZ only if system clocking and link budget allow 25% lower data rate and 2 dB less optical margin.
AFBR-5984Z	Successor part with identical pinout and function but improved reliability qualification and updated RoHS compliance (lead-free finish).	Drop-in replacement for new designs; supports same ESCON applications with extended lifecycle availability.	Choose AFBR-5984Z for production programs requiring long-term supply continuity and enhanced manufacturing traceability.

Compared with HFBR-5984LZ, HFBR-5982LZ trades bandwidth and optical performance for cost in legacy systems, while AFBR-5984Z preserves all electrical/optical specs but adds lead-free finish and updated quality documentation-making it the preferred choice for new designs requiring assured longevity.

Availability

HFBR-5984LZ is available at Aetrix Electronics and suitable for IBM ESCON channel interconnects, disk/tape drive backplane links, and communication controller interfaces requiring stable component supply across industrial and enterprise storage lifecycles.

Supply support for HFBR-5984LZ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Avago Technologies (now Broadcom) is a global semiconductor leader specializing in optical, wireless, and wired connectivity solutions, with ISO 9001-certified manufacturing in Singapore.

The HFBR-5984LZ belongs to Avago's SBCON transceiver product line, engineered specifically to meet IBM ESCON architecture requirements for high-reliability, 200 MBd fiber channel interconnects in mission-critical storage and mainframe environments.

FAQ

What is the maximum allowable supply voltage for HFBR-5984LZ?

The absolute maximum supply voltage for HFBR-5984LZ is +3.6 V. Operation must remain within the recommended range of 2.97 V to 3.63 V to ensure specified performance and reliability. Exceeding +3.6 V risks catastrophic damage per the Absolute Maximum Ratings table. HFBR-5984LZ incorporates constant-current circuitry that maintains stable operation across this range, minimizing noise coupling between transmitter and receiver sections.

Does HFBR-5984LZ support hot-plug operation with LC fiber connectors?

Yes, HFBR-5984LZ supports hot-plug operation via its LC receptacle, which is rated for ≥25 kV ESD immunity (Human Body Model). The mechanical design accommodates repeated mating cycles, and the integrated Signal Detect output provides real-time link status to upstream logic. HFBR-5984LZ includes protective process plugs for soldering, but those must be removed before fiber insertion-no additional firmware or sequencing is required for live insertion.

What is the optical power budget supported by HFBR-5984LZ in a typical ESCON link?

HFBR-5984LZ provides a nominal optical power budget of 10.5 dB: –19.5 dBm (min TX output BOL) minus –29 dBm (min RX sensitivity at eye center). This supports ESCON-compliant links up to ~500 m over 62.5/125 µm multimode fiber with margin for connector loss, aging (<1 dB LED degradation), and repair. HFBR-5984LZ achieves this with low-jitter (≤0.8 ns) and wide eye (1.4 ns), ensuring BER ≤10⁻¹² under worst-case conditions.

Can HFBR-5984LZ be used with 50 Ω coaxial traces without external termination resistors?

No, HFBR-5984LZ requires external 50 Ω termination to VCC – 2 V for both transmitter inputs (TD+/TD−) and receiver outputs (RD+/RD−), as no internal terminations are provided. The device's PECL interface relies on precise impedance matching to maintain signal integrity at 200 MBd. Figure 3 in the datasheet shows recommended termination networks using 82 Ω and 130 Ω resistors; omitting these causes reflections, jitter increase, and potential bit errors in HFBR-5984LZ operation.

Is HFBR-5984LZ compliant with RoHS and REACH regulations?

Yes, HFBR-5984LZ is fully RoHS compliant (lead-free finish, no restricted substances above threshold limits) and meets REACH SVHC requirements. It is manufactured in an ISO 9001-certified facility in Singapore and carries TÜV certification #E9771332-13 and UL file #E173874. Compliance is documented in Avago's regulatory reports, and HFBR-5984LZ bears the RoHS marking on its packaging and datasheet cover page.

HFBR-5984LZ Specifications

Product attributes: Attribute value

Manufacturer:: Broadcom Limited

Series:: -

Packaging:: Bulk

Product Status:: Active

Data Rate:: 200MBd

Wavelength:: 1300nm

Applications:: Ethernet

Voltage - Supply:: 3.3V

Connector Type:: LC Duplex

Mounting Type:: Through Hole

HFBR-5984LZ FAQ

1.How can I place an order for HFBR-5984LZ through Aetrix?

Please submit a Request for Quotation (RFQ) for HFBR-5984LZ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for HFBR-5984LZ reliable?

The price and inventory of HFBR-5984LZ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for HFBR-5984LZ is usually 5 days.

3.What payment methods are accepted for HFBR-5984LZ?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for HFBR-5984LZ transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for HFBR-5984LZ?

HFBR-5984LZ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your HFBR-5984LZ order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for HFBR-5984LZ?

For technical support, including HFBR-5984LZ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your HFBR-5984LZ requirements.

6.How does Aetrix verify that HFBR-5984LZ is sourced from the original manufacturer or authorized distributors?

All HFBR-5984LZ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that HFBR-5984LZ meets industry standards.

7.What is the process for return or replacement of HFBR-5984LZ?

All HFBR-5984LZ units undergo pre-shipment inspection (PSI). If there is an issue with HFBR-5984LZ, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The HFBR-5984LZ part is unused and in its original packaging.

Return procedure for HFBR-5984LZ:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-10 Schmitt Trigger Explained: Hysteresis, Circuits, Inverters and Applications

Schmitt triggers use separate rising and falling thresholds to stabilize slow or noisy signals. This guide covers hysteresis, 74HC14 and 74HCT14 selection, comparator calculations, RC oscillators and p…

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…