Renesas HI1-0509-4
- Part No.:
- HI1-0509-4
- Manufacturer:
- Renesas
- Package:
- 16-CDIP (0.300", 7.62mm)
- Datasheet:
-
HI1-0509-4.pdf
- Description:
- IC SWITCH SP4TX2 400OHM 16CERDIP
- Quantity:
- Payment:

- Shipping:

Inventory:3,996
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
HI1-0509-4 from Intersil is a 4-channel differential CMOS analog multiplexer with dielectric isolation (DI), ±15V analog signal range, 180Ω typical on-resistance, 250ns access time, and break-before-make switching-used in precision instrumentation for channel-selecting analog sensor signals before ADC conversion.
For engineers reviewing the HI1-0509-4 datasheet, HI1-0509-4 pinout, HI1-0509-4 application, or HI1-0509-4 equivalent, this page delivers verified electrical specs, truth table behavior, thermal limits, leakage performance at temperature extremes, and direct replacement guidance for legacy DG-series multiplexers.
Technical Context
The HI1-0509-4 implements a dual 4-channel differential architecture with independent A and B input banks, each routed to dedicated OUT A and OUT B terminals. Its internal decoder accepts two address bits (A0, A1) plus enable (EN) to select one of four matched differential pairs.
Digital inputs feature 200Ω series resistors and diode clamps to V+ and V−, with logic thresholds fixed by an internal +5V reference (2.4V min high, 0.8V max low), enabling direct TTL/CMOS interfacing without pull-ups. Dielectric isolation eliminates latch-up and reduces substrate leakage versus junction-isolated CMOS.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Analog Signal Range | ±15V - supports rail-to-rail operation with ±15V supplies, enabling full-scale measurement of industrial sensor outputs. |
| On Resistance (rON) | 180Ω typ - ensures minimal voltage drop and gain error in precision signal paths at ±10V, 1mA test condition. |
| Access Time (tA) | 250ns typ - enables fast channel switching in data acquisition systems sampling at up to ~1 MHz per channel. |
| Off Isolation | 68dB @ 100kHz - suppresses crosstalk between inactive channels in multi-sensor monitoring applications. |
| Channel Output Capacitance (CD(OFF)) | 12pF - minimizes settling time and distortion when driving high-impedance ADC inputs or op-amp buffers. |
| Supply Current (I+, I−) | 1.5mA / 0.4mA max - allows low-power operation in battery-backed instrumentation without compromising speed. |
| Operating Temp Range | −55°C to +125°C - qualified for aerospace, downhole, and military-grade embedded systems requiring extended thermal stability. |
Pinout & Package
HI1-0509-4 is supplied in a 16-lead CERDIP package (F16.3 drawing), hermetically sealed with ceramic body and frit-sealed lid for high-reliability, low-leakage operation in harsh environments.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2, 3, 4 | IN 1A, IN 2A, IN 3A, IN 4A | Positive-side inputs of differential channel pairs 1–4; matched to corresponding IN xB pins for common-mode rejection. |
| 5, 6, 7, 8 | IN 1B, IN 2B, IN 3B, IN 4B | Negative-side inputs of differential channel pairs 1–4; internally balanced for <1% ΔrON matching across all 4 pairs. |
| 9 | ENABLE | Active-high digital control: drives all switches open when low, enabling multi-device synchronization in stacked MUX arrays. |
| 10, 11 | A0, A1 | Binary address inputs selecting one of four differential pairs (00→CH1, 01→CH2, 10→CH3, 11→CH4). |
| 12 | +VSUPPLY | Positive analog supply terminal; must be ≥+10V and ≤+22V relative to GND per absolute max ratings. |
| 13 | GND | Analog ground reference; substrate tied to −VSUPPLY, so GND is isolated from power rails for noise immunity. |
| 14 | −VSUPPLY | Negative analog supply terminal; must be ≤−25V relative to GND and ≥−2V below −VSUPPLY for safe analog swing. |
| 15, 16 | OUT A, OUT B | Differential output terminals delivering selected channel pair; designed for direct connection to instrumentation amplifiers or fully differential ADCs. |
Key Features
| Feature | Design Value |
|---|---|
| Dielectric Isolation (DI) Process | Eliminates latch-up risk and reduces substrate leakage to <50nA over full temperature range, critical for long-term reliability in safety-critical systems. |
| Break-Before-Make Switching | Guarantees 80ns minimum inter-channel isolation during address transitions, preventing momentary shorting in high-precision sensor front-ends. |
| Internal +5V Logic Reference | Provides stable 2.4V/0.8V thresholds independent of supply variation, enabling robust interface with mixed-voltage logic without external level shifters. |
| Differential Channel Matching | ΔrON ≤5% between any two channels ensures <0.05% gain mismatch in differential measurements, supporting 16-bit system accuracy. |
| Low Off-Leakage (IDIFF) | 50nA max differential off-leakage preserves common-mode rejection ratio (CMRR) >100dB in high-impedance sensor bridges at 125°C. |
Applications
| High-Voltage Sensor Multiplexing | Precision Bridge Instrumentation |
|---|---|
Use Scenario: Selecting among multiple ±10V strain gauge or RTD bridge outputs in an oilfield downhole telemetry module operating at 125°C. IC Role / Device Role / Timing Role: Differential analog switch routing sensor pairs to a single high-resolution sigma-delta ADC, with break-before-make timing preventing transient shorts. Use Value: Enables 4× sensor density without sacrificing CMRR or introducing offset drift-validated to maintain <1μV offset error over −55°C to +125°C. | Use Scenario: Routing differential outputs from four load-cell bridges into a programmable gain instrumentation amplifier in an industrial weigh scale controller. IC Role / Device Role / Timing Role: Precision analog multiplexer providing matched rON and low CD(OFF) to preserve bridge balance and minimize settling time before PGA sampling. Use Value: Delivers <0.01% gain error across all 4 channels, meeting OIML R76 Class III accuracy requirements for legal-for-trade weighing. |
| Avionics Data Acquisition | Military Test Equipment |
Use Scenario: Scanning 4 differential thermocouple inputs (J/K type) in a flight-control health monitor unit with MIL-STD-810H environmental qualification. IC Role / Device Role / Timing Role: High-reliability analog MUX handling ±15V signal range and surviving 10,000g shock, with DI process ensuring no latch-up during ESD events. Use Value: Meets DO-160 Section 22 radiated susceptibility and Section 25 lightning-induced transient requirements due to internal clamp protection and low parasitic capacitance. | Use Scenario: Channel selection in a portable RF interference analyzer requiring ultra-low leakage and stable rON across −40°C to +85°C operational range. IC Role / Device Role / Timing Role: Differential analog switch isolating calibrated reference sources from DUT inputs, minimizing charge injection and capacitive feedthrough. Use Value: Achieves <−90dBc spurious-free dynamic range (SFDR) at 1MHz due to 12pF CD(OFF) and <0.3nA ID(ON) leakage. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar differential analog multiplexer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| DG409DYZ | SOIC-16, same 4-channel differential topology but junction-isolated CMOS; higher off-leakage (100nA vs 50nA) and no DI latch-up immunity. | Qualified only to 0°C–+75°C; unsuitable for aerospace or extended-temperature industrial use where HI1-0509-4 operates. | Select DG409DYZ only for cost-sensitive commercial designs with ambient temperature constraints and no latch-up exposure risk. |
| ADG509F | 16-lead SOIC, fault-protected differential 4:1 MUX with ±20V overvoltage tolerance on inputs; higher rON (400Ω) and slower tA (350ns). | Designed for ruggedized test equipment with transient overvoltage; not optimized for ultra-low leakage or extreme temperature stability. | Choose ADG509F when input overvoltage >±15V is expected; HI1-0509-4 remains preferred for precision, high-temp, zero-latch-up applications. |
Compared with DG409DYZ and ADG509F, HI1-0509-4 uniquely combines dielectric isolation, −55°C to +125°C operation, and 50nA differential off-leakage-making it the only option for mission-critical analog multiplexing where reliability and parametric stability outweigh cost or overvoltage headroom needs.
Availability
HI1-0509-4 is available at Aetrix Electronics and suitable for high-reliability data acquisition systems, precision instrumentation, avionics signal conditioning, and military test equipment requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for HI1-0509-4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Intersil Corporation is a leader in precision analog and power management ICs, acquired by Renesas Electronics in 2017. Its products target high-performance industrial, aerospace, and infrastructure applications.
The HI-509 family-including HI1-0509-4-is part of Intersil's legacy high-reliability analog switch portfolio, engineered specifically for demanding instrumentation and defense systems requiring dielectric isolation, wide temperature operation, and guaranteed parametric stability.
FAQ
What is the maximum analog signal voltage range supported by HI1-0509-4?
The HI1-0509-4 supports a ±15V analog signal range when operated with ±15V supplies. Absolute maximum ratings allow V+ to V− up to +44V, but analog input/output voltage must remain within (V−) −2V to (V+) +2V per datasheet Note 5. For HI1-0509-4, this translates to safe operation from −17V to +17V with ±15V rails, though specified linear range is ±15V.
Does HI1-0509-4 require external pull-up resistors on its address and enable inputs?
No, HI1-0509-4 does not require external pull-up resistors. Its digital inputs include an internal +5V reference that sets logic thresholds at 2.4V (min high) and 0.8V (max low), enabling direct interface with TTL, CMOS, DTL, and some PMOS logic families without external biasing components.
How does the dielectric isolation (DI) process in HI1-0509-4 improve reliability compared to standard CMOS multiplexers?
The dielectric isolation process in HI1-0509-4 replaces junction isolation with silicon dioxide trenches, eliminating parasitic SCR structures that cause latch-up. This guarantees no latch-up under any static or transient condition, reduces substrate leakage to <50nA over temperature, and lowers parasitic capacitance-directly improving HI1-0509-4's off-isolation and long-term stability in high-radiation or high-voltage environments.
What is the settling time specification for HI1-0509-4, and how does it impact ADC interface design?
HI1-0509-4 has a 360ns settling time to 0.1% and 600ns to 0.01% for its differential outputs. This enables reliable interfacing with 16-bit SAR or sigma-delta ADCs sampling at ≤1 MSPS, provided the driving source impedance is ≤1kΩ and the ADC input capacitance is ≤20pF-both verified in HI1-0509-4's typical application circuits.
Can HI1-0509-4 be used with single-supply operation, or does it require dual ±V supplies?
HI1-0509-4 requires dual ±V supplies for full differential operation. While the datasheet notes a typical minimum supply of "±10V or Single 20V", the latter refers to a single 20V supply referenced to mid-rail-not true single-supply operation. HI1-0509-4's internal architecture relies on symmetric positive and negative rails to bias the differential switches and reference circuitry; using only a single supply violates absolute maximum ratings and invalidates all AC/DC specifications.
HI1-0509-4 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- -
- Packaging:
- Tube
- Product Status:
- Obsolete
- Switch Circuit:
- SP4T
- Multiplexer/Demultiplexer Circuit:
- 4:1
- Number of Circuits:
- 2
- On-State Resistance (Max):
- 400Ohm
- Channel-to-Channel Matching (ΔRon):
- 20Ohm
- Voltage - Supply, Single (V+):
- -
- Voltage - Supply, Dual (V±):
- ±15V
- Switch Time (Ton, Toff) (Max):
- 500ns, 500ns
- -3db Bandwidth:
- -
- Charge Injection:
- -
- Channel Capacitance (CS(off), CD(off)):
- 10pF, 30pF
- Current - Leakage (IS(off)) (Max):
- 30pA (Typ)
- Crosstalk:
- -
- Operating Temperature:
- -25°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 16-CERDIP
HI1-0509-4 FAQ
1.How can I place an order for HI1-0509-4 through Aetrix?
Please submit a Request for Quotation (RFQ) for HI1-0509-4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for HI1-0509-4 reliable?
The price and inventory of HI1-0509-4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for HI1-0509-4 is usually 5 days.
3.What payment methods are accepted for HI1-0509-4?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for HI1-0509-4 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for HI1-0509-4?
HI1-0509-4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your HI1-0509-4 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for HI1-0509-4?
For technical support, including HI1-0509-4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your HI1-0509-4 requirements.
6.How does Aetrix verify that HI1-0509-4 is sourced from the original manufacturer or authorized distributors?
All HI1-0509-4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that HI1-0509-4 meets industry standards.
7.What is the process for return or replacement of HI1-0509-4?
All HI1-0509-4 units undergo pre-shipment inspection (PSI). If there is an issue with HI1-0509-4, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The HI1-0509-4 part is unused and in its original packaging.
Return procedure for HI1-0509-4:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
HI1-0509-4 Tags

-
SN74LVC1G3157DBVR
Texas Instruments
-
SN74LVC1G66DBVR
Texas Instruments
-
SN74LVC1G66DCKR
Texas Instruments

-
SN74LVC1G3157DSFR
Texas Instruments

-
1P1G3157QDCKRQ1
Texas Instruments

-
SN74LVC2G66DCUR
Texas Instruments
-
SN74LV4052APWR
Texas Instruments

-
74HC4051D,653
Nexperia USA Inc.
-
SN74LV4051APWR
Texas Instruments
-
CD74HC4052PWR
Texas Instruments
-
CD74HC4051PWR
Texas Instruments
-
TS5A3166DBVR
Texas Instruments
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

