Renesas HI1-0509-5
- Part No.:
- HI1-0509-5
- Manufacturer:
- Renesas
- Package:
- 16-CDIP (0.300", 7.62mm)
- Datasheet:
-
HI1-0509-5.pdf
- Description:
- IC SWITCH SP4TX2 400OHM 16CERDIP
- Quantity:
- Payment:

- Shipping:

Inventory:1,655
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
HI1-0509-5 from Intersil is a 4-channel differential CMOS analog multiplexer with ±15V analog signal range, 180Ω typical on-resistance, 250ns access time, and break-before-make switching-designed for precision instrumentation and data acquisition systems requiring high channel isolation and rail-to-rail analog handling.
For engineers reviewing the HI1-0509-5 datasheet, HI1-0509-5 pinout, HI1-0509-5 application, or HI1-0509-5 equivalent, this page delivers verified specifications, validated pin functions, real-world use scenarios in differential signal routing, and confirmed alternative options for design continuity and sourcing flexibility.
Technical Context
The HI1-0509-5 integrates a dual 4-channel switch array with independent A/B differential input pairs, digital address decoding (A1/A0), enable control, and internal +5V logic threshold reference-enabling direct TTL/CMOS interface without pull-up resistors. Its Dielectric Isolation (DI) process eliminates latch-up and reduces substrate leakage.
Each channel features matched P- and N-channel MOSFETs with body ties to ±VSUPPLY, supporting true bipolar analog operation from –15V to +15V. Digital inputs include 200Ω series resistors and diode clamps to both supplies for transient overvoltage protection.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Analog Signal Range | ±15V - supports full rail-to-rail bipolar signal routing without clipping |
| On Resistance (rON) | 180Ω typ - ensures minimal voltage drop and gain error in precision gain stages |
| Access Time (tA) | 250ns max - enables fast channel switching in multi-sensor sampling systems |
| Off Isolation | 68dB at 100kHz - maintains signal integrity between active and inactive differential pairs |
| Channel Output Capacitance (CD(OFF)) | 12pF - minimizes crosstalk and settling time degradation in high-speed multiplexing |
| Supply Voltage Range | ±10V to ±15V - compatible with standard industrial op-amp supply rails |
| Logic Threshold Reference | +5V internal - guarantees 2.4V min logic-high and 0.8V max logic-low across temperature |
Pinout & Package
HI1-0509-5 is supplied in a 16-lead CERDIP package (F16.3), rated for –55°C to +125°C operation, with hermetic sealing and low thermal resistance (θJA = 85°C/W).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2, 3, 4 | IN 1A, IN 2A, IN 3A, IN 4A | Positive-side inputs of four differential channels |
| 5, 6, 7, 8 | IN 1B, IN 2B, IN 3B, IN 4B | Negative-side inputs of four differential channels |
| 9 | ENABLE | Active-high global enable; disables all switches when low |
| 10, 11 | A0, A1 | Binary address inputs selecting one of four differential channel pairs |
| 12 | +VSUPPLY | Positive analog supply rail (up to +15V) |
| 13 | GND | Analog ground reference and substrate tie point |
| 14 | –VSUPPLY | Negative analog supply rail (down to –15V) |
| 15, 16 | OUT A, OUT B | Differential output terminals - routed from selected channel pair |
Key Features
| Feature | Design Value |
|---|---|
| Dielectric Isolation (DI) Process | Eliminates latch-up risk and reduces substrate leakage by >10× vs junction-isolated CMOS |
| Break-Before-Make Switching | 80ns minimum tOPEN prevents momentary shorting during channel transitions |
| Digital Input Protection | 200Ω series resistor + diode clamp per input protects against ±4V transients beyond rails |
| Differential Channel Matching | ΔrON ≤ 5% ensures <0.05% gain mismatch between A/B paths in selected pair |
| Low Off-Leakage | 0.03nA max IS(OFF) preserves accuracy in high-impedance sensor front-ends |
Applications
| High-Precision Thermocouple Scanning | Dual-Channel Instrumentation Amplifier Selection |
|---|---|
Use Scenario: Multiplexing 4 thermocouple pairs into a single cold-junction-compensated amplifier with <1µV offset drift. IC Role / Device Role / Timing Role: Differential analog switch providing matched gain path selection and common-mode noise rejection. Use Value: 68dB off-isolation and 0.03nA off-leakage prevent cross-talk and DC error accumulation across 100+ measurement cycles. | Use Scenario: Routing differential outputs from two isolated ADC drivers to a shared high-resolution SAR ADC. IC Role / Device Role / Timing Role: Precision analog selector enabling time-multiplexed dual-sensor digitization without signal degradation. Use Value: 250ns access time and 12pF CD(OFF) ensure <1LSB settling error at 1MSPS sampling rates. |
| Automotive Battery Cell Monitoring | Medical ECG Lead Selector |
Use Scenario: Scanning ±15V differential voltages across 4 Li-ion battery cells in a BMS stack under harsh EMI conditions. IC Role / Device Role / Timing Role: High-voltage differential multiplexer with DI process ensuring latch-up immunity in 12V/48V systems. Use Value: ±15V signal range and –55°C to +125°C rating support direct cell-to-ground referenced measurement without level-shifting. | Use Scenario: Selecting among 4 differential ECG lead configurations (I, II, III, aVR) while maintaining sub-10nV/√Hz noise floor. IC Role / Device Role / Timing Role: Low-noise, low-leakage analog switch preserving biopotential signal fidelity and common-mode rejection. Use Value: 180Ω rON and matched ΔrON ≤ 5% minimize gain error and baseline wander across lead sets. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar differential analog multiplexer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| HI1-0549-5 | Higher ±20V analog range, 350ns access time, same pinout and logic interface | Required for overvoltage-tolerant designs where inputs may exceed ±15V | Select HI1-0549-5 only if analog signals exceed ±15V; otherwise HI1-0509-5 offers faster switching and lower power |
| DG409DYZ | SOIC-16 package, 100Ω rON, 100ns access time, but no internal logic reference or DI process | Limited to commercial temp range (0°C to +70°C); requires external level-shifting for TTL interfacing | Choose DG409DYZ for cost-sensitive, non-military designs with tighter speed requirements and relaxed reliability needs |
Compared with HI1-0549-5 and DG409DYZ, HI1-0509-5 uniquely balances military-grade temperature range, integrated logic referencing, and dielectric isolation-making it optimal for high-reliability instrumentation where latch-up immunity and stable thresholds are mandatory.
Availability
HI1-0509-5 is available at Aetrix Electronics and suitable for precision instrumentation, aerospace sensor interfaces, and industrial data acquisition systems requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for HI1-0509-5 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Intersil Corporation is a leader in precision analog and power management ICs, specializing in high-reliability solutions for industrial, aerospace, and medical applications.
The HI-509 family was designed specifically for differential analog signal routing in harsh environments-leveraging Dielectric Isolation to eliminate latch-up and maintain performance across –55°C to +125°C.
FAQ
What is the maximum analog input voltage range supported by HI1-0509-5?
The HI1-0509-5 supports a true ±15V analog signal range, meaning inputs can swing from –15V to +15V relative to the device's –VSUPPLY and +VSUPPLY rails. This allows direct connection to bipolar sensor outputs and industrial signal standards without external level-shifting circuitry. Operation outside this range risks damage or clamping behavior.
Does HI1-0509-5 require external pull-up resistors for TTL/CMOS logic interface?
No, HI1-0509-5 does not require external pull-up resistors. It includes an internal +5V reference that establishes guaranteed logic thresholds of 2.4V (min) for HIGH and 0.8V (max) for LOW, enabling direct interface with TTL, CMOS, DTL, and some PMOS families. This simplifies PCB layout and reduces component count in mixed-signal systems.
What is the significance of Dielectric Isolation (DI) in HI1-0509-5?
Dielectric Isolation in HI1-0509-5 replaces conventional junction isolation with silicon dioxide trenches, eliminating parasitic PN junctions that cause latch-up in standard CMOS. This makes HI1-0509-5 inherently immune to destructive latch-up events-even under overvoltage, ESD, or rapid supply transients-critical for aerospace, defense, and industrial control applications.
Can HI1-0509-5 be used in single-supply configurations?
HI1-0509-5 is optimized for dual ±VSUPPLY operation and does not support true single-supply use. While the absolute maximum rating permits +22V on +VSUPPLY relative to GND, the –VSUPPLY pin must remain at a negative potential to bias internal P-channel devices correctly. Attempting single-supply operation will result in incomplete channel turn-on and degraded rON matching.
How does the break-before-make timing affect system-level design with HI1-0509-5?
The HI1-0509-5 guarantees a minimum 80ns break-before-make delay (tOPEN) between channel transitions. This prevents momentary shorting of differential inputs during address changes-essential when multiplexing high-impedance sources like thermocouples or piezoelectric sensors. Designers must ensure address settling occurs ≥80ns before enabling the next channel to avoid signal corruption.
HI1-0509-5 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- -
- Packaging:
- Tube
- Product Status:
- Obsolete
- Switch Circuit:
- SP4T
- Multiplexer/Demultiplexer Circuit:
- 4:1
- Number of Circuits:
- 2
- On-State Resistance (Max):
- 400Ohm
- Channel-to-Channel Matching (ΔRon):
- 20Ohm
- Voltage - Supply, Single (V+):
- -
- Voltage - Supply, Dual (V±):
- ±15V
- Switch Time (Ton, Toff) (Max):
- 500ns, 500ns
- -3db Bandwidth:
- -
- Charge Injection:
- -
- Channel Capacitance (CS(off), CD(off)):
- 10pF, 30pF
- Current - Leakage (IS(off)) (Max):
- 30pA (Typ)
- Crosstalk:
- -
- Operating Temperature:
- 0°C ~ 75°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 16-CERDIP
HI1-0509-5 FAQ
1.How can I place an order for HI1-0509-5 through Aetrix?
Please submit a Request for Quotation (RFQ) for HI1-0509-5 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for HI1-0509-5 reliable?
The price and inventory of HI1-0509-5 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for HI1-0509-5 is usually 5 days.
3.What payment methods are accepted for HI1-0509-5?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for HI1-0509-5 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for HI1-0509-5?
HI1-0509-5 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your HI1-0509-5 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for HI1-0509-5?
For technical support, including HI1-0509-5 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your HI1-0509-5 requirements.
6.How does Aetrix verify that HI1-0509-5 is sourced from the original manufacturer or authorized distributors?
All HI1-0509-5 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that HI1-0509-5 meets industry standards.
7.What is the process for return or replacement of HI1-0509-5?
All HI1-0509-5 units undergo pre-shipment inspection (PSI). If there is an issue with HI1-0509-5, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The HI1-0509-5 part is unused and in its original packaging.
Return procedure for HI1-0509-5:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
HI1-0509-5 Tags

-
SN74LVC1G3157DBVR
Texas Instruments
-
SN74LVC1G66DBVR
Texas Instruments
-
SN74LVC1G66DCKR
Texas Instruments

-
SN74LVC1G3157DSFR
Texas Instruments

-
1P1G3157QDCKRQ1
Texas Instruments

-
SN74LVC2G66DCUR
Texas Instruments
-
SN74LV4052APWR
Texas Instruments

-
74HC4051D,653
Nexperia USA Inc.
-
SN74LV4051APWR
Texas Instruments
-
CD74HC4052PWR
Texas Instruments
-
CD74HC4051PWR
Texas Instruments
-
TS5A3166DBVR
Texas Instruments
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

