Renesas HI3-0201-5
- Part No.:
- HI3-0201-5
- Manufacturer:
- Renesas
- Package:
- 16-DIP (0.300", 7.62mm)
- Datasheet:
-
HI3-0201-5.pdf
- Description:
- IC SWITCH SPST-NCX4 80OHM 16DIP
- Quantity:
- Payment:

- Shipping:

Inventory:4,870
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
HI3-0201-5 from Intersil is a quad SPST CMOS analog switch optimized for high-frequency signal routing in ±15V dual-supply systems, featuring 185ns turn-on time, 55Ω typical ON resistance, 80mA analog current handling, and break-before-make switching. It operates across 0°C to 75°C and is used in operational amplifier gain-switching networks and digital filter signal-path selection.
For engineers reviewing the HI3-0201-5 datasheet, HI3-0201-5 pinout, HI3-0201-5 application, or HI3-0201-5 equivalent, key selection criteria include analog voltage range (±15V), off isolation (80dB at 100kHz), low rON temperature stability, TTL/CMOS logic compatibility, and PDIP-16 package suitability for through-hole wave-solder assembly.
Technical Context
The HI3-0201-5 integrates four independent analog switch cells with rugged DI (Dielectric Isolation) construction that eliminates latch-up and substrate SCR failure. Each switch uses a level-shifting digital input buffer compatible with TTL and CMOS logic thresholds (0.8V/2.4V).
It relies on internal reference circuitry tied to VREF pin for precise switching threshold generation under ±15V supplies; single-supply operation is not supported - the HI-300 series is required for +5V-only systems. Analog signal swing spans rail-to-rail (±15V), with leakage currents below 5nA over full temperature range.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Analog Voltage Range | ±15V - supports rail-to-rail signal switching without clipping in dual-supply precision analog paths. |
| ON Resistance (rON) | 55Ω typ - ensures minimal signal attenuation and gain error in gain-switching amplifier networks. |
| Turn-On Time (tON) | 185ns - enables reliable operation in high-speed sample-and-hold and multiplexed data acquisition up to ~1MHz. |
| Off Isolation | 80dB at 100kHz - suppresses crosstalk between active and inactive channels in multi-path filter designs. |
| Power Dissipation | 15mW at 25°C - allows dense placement in thermally constrained instrumentation PCBs without forced cooling. |
| Digital Input Compatibility | TTL/CMOS - interfaces directly with FPGA I/O banks, microcontroller GPIO, and legacy logic without level shifters. |
| Analog Current Rating | 80mA per switch - supports driving moderate loads such as op-amp feedback networks or sensor excitation circuits. |
Pinout & Package
HI3-0201-5 is supplied in a 16-lead plastic DIP (PDIP) package, Pb-free and RoHS-compliant, intended for through-hole wave-solder processing only - not suitable for reflow soldering.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 3, 5, 7 | A1–A4 (Analog Inputs) | Independent analog signal inputs to each of the four SPST switches. |
| 2, 4, 6, 8 | OUT1–OUT4 (Analog Outputs) | Corresponding switched outputs; each pair forms one isolated signal path. |
| 9, 10 | V− / V+ | Negative and positive analog supply rails; define full ±15V analog operating range. |
| 11 | GND | Digital ground reference for logic interface and internal biasing. |
| 12–15 | IN1–IN4 (Digital Inputs) | TTL/CMOS-compatible control lines; logic high = switch ON (break-before-make). |
| 16 | VREF | Reference voltage node for internal level-shifter; must be left open or connected per design note. |
Key Features
| Feature | Design Value |
|---|---|
| Rugged DI construction | Eliminates latch-up and substrate SCR failure modes - critical for reliability in industrial and aerospace analog signal chains. |
| Break-before-make switching | Prevents momentary short-circuit between signal paths during state transitions - essential for glitch-free gain switching. |
| Low OFF capacitance (5.5pF) | Minimizes high-frequency signal coupling and feedthrough in RF-adjacent analog routing. |
| Low ON-state leakage (<5nA) | Maintains accuracy in precision sample-and-hold and integrator applications over temperature. |
| Pb-free PDIP packaging | Enables compliance with RoHS while retaining compatibility with legacy through-hole manufacturing infrastructure. |
Applications
| Operational Amplifier Gain Switching | Digital Filter Signal Routing |
|---|---|
|
Use Scenario: Selecting between multiple feedback resistors to dynamically configure op-amp gain in programmable instrumentation amplifiers. IC Role / Device Role / Timing Role: Quad SPST analog switch providing isolated, low-rON signal paths for resistor network reconfiguration. Use Value: Enables software-controlled gain ranging (e.g., ×1, ×10, ×100) without mechanical relays or high-leakage MOSFET arrays. |
Use Scenario: Routing input signals among parallel FIR filter branches in real-time adaptive filtering systems. IC Role / Device Role / Timing Role: High-isolation analog switch selecting active filter path while suppressing inter-channel crosstalk. Use Value: Maintains >80dB channel rejection at 100kHz, preserving filter stopband integrity during dynamic reconfiguration. |
| Sample-and-Hold Circuit Control | High-Frequency Test Equipment Signal Path |
|
Use Scenario: Controlling hold capacitor connection during acquisition and hold phases in precision ADC front-ends. IC Role / Device Role / Timing Role: Low-timing-skew SPST switch isolating sampling capacitor from input source during hold phase. Use Value: 185ns tON and sub-5nA leakage ensure <0.01% gain error and minimal droop in 16-bit+ data acquisition systems. |
Use Scenario: Multiplexing calibrated reference signals into automatic test equipment (ATE) measurement channels. IC Role / Device Role / Timing Role: Rail-to-rail analog switch enabling ±15V reference routing with minimal offset and THD degradation. Use Value: 55Ω rON and 80mA rating support low-distortion switching of 10V RMS calibration sources into 50Ω measurement paths. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad SPST analog switch applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| HI1-0201-2 | Same die, CERDIP-16 package with -55°C to +125°C extended temperature range. | Required for military/aerospace environments where wide thermal cycling and hermetic sealing are mandatory. | Select HI1-0201-2 when operating beyond 0°C–75°C or requiring MIL-STD-883 qualified screening. |
| HI9P0201-5Z | Same functionality in 16-lead SOIC package; Pb-free, RoHS-compliant, rated 0°C to 75°C. | Suitable for surface-mount production but requires wave-solder process validation due to thermal mass mismatch vs. PDIP. | Choose HI9P0201-5Z only if board space constraints necessitate SOIC and reflow compatibility is confirmed via thermal profiling. |
Compared with HI1-0201-2 and HI9P0201-5Z, HI3-0201-5 offers lowest-cost through-hole assembly with guaranteed wave-solder compatibility, while sacrificing temperature range and mounting flexibility - ideal for cost-sensitive industrial instrumentation with stable ambient conditions.
Availability
HI3-0201-5 is available at Aetrix Electronics and suitable for operational amplifier gain switching, digital filter routing, sample-and-hold circuits, and high-frequency test equipment requiring stable component supply and long-term obsolescence management.
Supply support for HI3-0201-5 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Intersil Corporation is a precision analog and power management semiconductor provider, now part of Renesas Electronics, with deep heritage in high-reliability industrial and aerospace signal conditioning ICs.
The HI-200/HI-201 family was designed specifically for high-fidelity, rail-to-rail analog switching in dual-supply instrumentation - prioritizing low rON stability, high off isolation, and latch-up immunity over integration density.
FAQ
What is the maximum analog signal voltage range supported by HI3-0201-5?
The HI3-0201-5 supports an analog signal voltage range of ±15V, meaning it can pass signals from the negative supply rail (V−) to the positive supply rail (V+) without distortion or clipping. This rail-to-rail capability is specified under ±15V supply conditions and is critical for precision applications like programmable gain amplifiers and calibrated test equipment where signal headroom must be preserved.
Does HI3-0201-5 support single-supply operation?
No, HI3-0201-5 does not support single-supply operation. Its internal level-shifting circuitry is optimized for ±15V dual supplies, and the datasheet explicitly states that single-supply use is unsupported. For +5V-only systems, Intersil recommends the HI-300 series. Attempting to operate HI3-0201-5 from a single rail may result in undefined switching behavior or failure to turn ON/OFF reliably.
What is the purpose of the VREF pin on HI3-0201-5?
The VREF pin on HI3-0201-5 provides a reference node for the internal digital input level shifter. According to the datasheet, VREF should be left open in standard operation - no external connection is required. It is not an output or adjustable bias; connecting it externally may disrupt internal threshold generation and degrade noise immunity or timing consistency in HI3-0201-5 performance.
Can HI3-0201-5 be used in reflow soldering processes?
No, HI3-0201-5 is not suitable for reflow soldering. Its Pb-free PDIP package is explicitly rated for through-hole wave-solder processing only. The datasheet cautions that these packages are not intended for reflow applications due to thermal stress limitations. Using reflow will likely cause delamination or internal bond wire damage, compromising HI3-0201-5 reliability and parametric performance.
What is the off-isolation specification for HI3-0201-5 and why does it matter?
HI3-0201-5 delivers 80dB off-isolation at 100kHz, measured with RL = 1kΩ and CL = 10pF. This metric quantifies how effectively the switch blocks signal coupling from an ON channel to an OFF channel. In applications like multi-path digital filters or multiplexed sensor readouts, high off-isolation prevents crosstalk-induced measurement errors and preserves signal integrity - especially critical when adjacent channels carry high-amplitude or high-frequency signals.
HI3-0201-5 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- -
- Packaging:
- Tube
- Product Status:
- Obsolete
- Switch Circuit:
- SPST - NC
- Multiplexer/Demultiplexer Circuit:
- 1:1
- Number of Circuits:
- 4
- On-State Resistance (Max):
- 80Ohm
- Channel-to-Channel Matching (ΔRon):
- -
- Voltage - Supply, Single (V+):
- -
- Voltage - Supply, Dual (V±):
- ±15V
- Switch Time (Ton, Toff) (Max):
- 240ns, 500ns (Typ)
- -3db Bandwidth:
- -
- Charge Injection:
- -
- Channel Capacitance (CS(off), CD(off)):
- 5.5pF, 5.5pF
- Current - Leakage (IS(off)) (Max):
- 500nA
- Crosstalk:
- -
- Operating Temperature:
- 0°C ~ 75°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 16-PDIP
HI3-0201-5 FAQ
1.How can I place an order for HI3-0201-5 through Aetrix?
Please submit a Request for Quotation (RFQ) for HI3-0201-5 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for HI3-0201-5 reliable?
The price and inventory of HI3-0201-5 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for HI3-0201-5 is usually 5 days.
3.What payment methods are accepted for HI3-0201-5?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for HI3-0201-5 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for HI3-0201-5?
HI3-0201-5 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your HI3-0201-5 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for HI3-0201-5?
For technical support, including HI3-0201-5 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your HI3-0201-5 requirements.
6.How does Aetrix verify that HI3-0201-5 is sourced from the original manufacturer or authorized distributors?
All HI3-0201-5 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that HI3-0201-5 meets industry standards.
7.What is the process for return or replacement of HI3-0201-5?
All HI3-0201-5 units undergo pre-shipment inspection (PSI). If there is an issue with HI3-0201-5, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The HI3-0201-5 part is unused and in its original packaging.
Return procedure for HI3-0201-5:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
HI3-0201-5 Tags

-
SN74LVC1G3157DBVR
Texas Instruments
-
SN74LVC1G66DBVR
Texas Instruments
-
SN74LVC1G66DCKR
Texas Instruments

-
SN74LVC1G3157DSFR
Texas Instruments

-
1P1G3157QDCKRQ1
Texas Instruments

-
SN74LVC2G66DCUR
Texas Instruments
-
SN74LV4052APWR
Texas Instruments

-
74HC4051D,653
Nexperia USA Inc.
-
SN74LV4051APWR
Texas Instruments
-
CD74HC4052PWR
Texas Instruments
-
CD74HC4051PWR
Texas Instruments
-
TS5A3166DBVR
Texas Instruments
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

