My Inquiry
My Account
Renesas HI3-0516-5Z
- Part No.:
- HI3-0516-5Z
- Manufacturer:
- Renesas
- Package:
- 28-DIP (0.600", 15.24mm)
- Datasheet:
-
HI3-0516-5Z.pdf
- Description:
- IC MUX 16:1 750OHM 28DIP
- Quantity:
- Payment:
- Shipping:
Inventory:2,300
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
HI3-0516-5Z from Intersil is a monolithic, dielectrically isolated CMOS analog multiplexer configurable as either a 16-channel single-ended or 8-channel differential switch, with 130ns typical access time, 800ns 0.01% settling time, and <100pA off-state output leakage at 25°C - deployed in high-speed data acquisition systems requiring precise channel switching and low signal corruption.
For engineers reviewing the HI3-0516-5Z datasheet, HI3-0516-5Z pinout, HI3-0516-5Z application, or HI3-0516-5Z equivalent, key selection criteria include its dual-mode SDS (single-ended/differential select) architecture, logic-level-selectable (LLS) interface, Pb-free PDIP-28 package compatibility with wave solder only, and verified performance under ±15V supplies with 55dB off-isolation at 500kHz.
Technical Context
The HI3-0516-5Z implements a dual-decoder architecture where A3 serves as both digital address input (for 16-channel mode) and mode-select signal tied to V− (for differential 8-channel mode), enabling hardware-configurable topology without external logic. Its dielectric isolation process minimizes substrate leakage and parasitic capacitance, supporting accurate low-level signal routing.
Channel switching uses complementary N/P MOSFET pairs per path, delivering 620Ω typical on-resistance and 20mV max charge injection error. The inhibit-enabled enable input provides break-before-make timing (10–20ns), while VDD/LLS pin selection determines TTL or CMOS logic thresholds - critical for mixed-signal system integration.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Access Time | 130ns typical - enables sampling rates up to ~7.7MHz in sequential channel scanning |
| Settling Time (0.01%) | 800ns - ensures full-scale step accuracy within sub-microsecond window for 12-bit+ systems |
| Off-State Leakage (ID(OFF)) | <100pA at 25°C - preserves integrity of high-impedance sensor inputs and precision integrators |
| Off Isolation | 55dB minimum at 500kHz - suppresses crosstalk between active and inactive channels in multi-signal environments |
| On Resistance | 620Ω typical - introduces <0.1% gain error with 62kΩ load, suitable for buffered front-end designs |
| Charge Injection Error | 20mV maximum - limits voltage glitch on sampled-hold capacitors, easing anti-aliasing filter design |
| Supply Range | ±15V - supports rail-to-rail analog signal handling across industrial and test equipment voltage domains |
Pinout & Package
HI3-0516-5Z is housed in a 28-lead plastic dual in-line package (PDIP), RoHS-compliant with 100% matte tin termination; intended for through-hole wave solder only, not reflow.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 19, 20, 21, 22, 23, 24, 25, 26 | Analog Inputs (IN 1A–8A / IN 1B–8B) | 20 bidirectional analog terminals supporting either single-ended (16-channel) or differential (8-pair) routing based on A3 configuration |
| 13 | GND | Digital ground reference for logic interface and internal decoder biasing |
| 14 | A1 | Binary address line for channel selection (LSB of 3-bit decode) |
| 15 | A3/SDS | Mode-select pin: logic high = 16-channel mode; tied to V− = differential 8-channel mode |
| 16 | VDD/LLS | Logic supply and level-select control: grounded = TTL thresholds; connected to VDD = CMOS thresholds |
| 17 | A2 | Binary address line (middle bit of 3-bit decode) |
| 18 | A0 | Binary address line (MSB of 3-bit decode) |
| 27 | V− | Negative analog supply rail (−15V typical); required for differential mode when A3 is tied here |
| 28 | OUT A | Primary analog output terminal - carries selected A-side channel or differential A half |
| 2 | OUT B | Secondary analog output terminal - carries selected B-side channel or differential B half |
| 18 | ENABLE | Active-high inhibit control: logic low disables all switches, forcing high-impedance outputs |
| 16 | V+ | Positive analog supply rail (+15V typical); powers analog switch matrix and internal bias networks |
Key Features
| Feature | Design Value |
|---|---|
| Single-ended/Differential Selectable (SDS) | Hardware-configurable topology via A3 pin connection - eliminates need for external multiplexing logic or PCB redesign |
| Logic Level Selectable (LLS) | VDD/LLS pin selects TTL (0.8V/2.4V) or CMOS (0.3VDD/0.7VDD) thresholds - simplifies interface to diverse microcontrollers and FPGAs |
| Dielectric Isolation Process | Reduces substrate leakage and parasitic capacitance - enables stable performance in both high- and low-level signal paths |
| Break-Before-Make Switching | 10–20ns tOPEN ensures no momentary short between channels - prevents signal contamination during transitions |
| Pb-Free RoHS Compliance | 100% matte tin termination compatible with SnPb and Pb-free wave solder - meets environmental mandates without sacrificing reliability |
Applications
| Data Acquisition Systems | Precision Instrumentation |
|---|---|
Use Scenario: High-speed multiplexed sampling of multiple transducer outputs (e.g., thermocouples, strain gauges) into a shared ADC. IC Role / Device Role / Timing Role: Analog signal router selecting one of 16 single-ended or eight differential inputs per conversion cycle. Use Value: 800ns 0.01% settling time and <100pA leakage ensure 16-bit effective resolution is maintained across all channels without calibration drift. | Use Scenario: Front-end conditioning in benchtop multimeters and calibrators requiring ultra-low offset and crosstalk. IC Role / Device Role / Timing Role: Differential channel selector isolating sensitive measurement paths from noisy digital sections. Use Value: 55dB off-isolation at 500kHz and 20mV charge injection error minimize measurement uncertainty in sub-microvolt applications. |
| Industrial Process Control | Automated Test Equipment (ATE) |
Use Scenario: Monitoring distributed analog sensors (pressure, flow, pH) across PLC I/O modules with shared signal processing hardware. IC Role / Device Role / Timing Role: Configurable analog switch enabling flexible I/O mapping via firmware-controlled A3 and address lines. Use Value: SDS and LLS features allow same PCB layout to support both single-ended legacy sensors and new differential sensor interfaces. | Use Scenario: Signal path routing in modular ATE systems where one instrument must test multiple DUTs with varying analog interface requirements. IC Role / Device Role / Timing Role: High-speed channel selector enabling rapid stimulus/response sequencing across 16 test points. Use Value: 130ns access time and break-before-make timing support >500kSPS test throughput without inter-channel interference. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar analog multiplexer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| DG406 | 16-channel single-ended only; no SDS or LLS; 120ns access time; 200ns 0.01% settling; requires external decoding logic | Lacks differential mode and logic-level flexibility - suitable only for fixed-topology, high-speed single-ended systems | Select DG406 only when SDS/LLS features are unnecessary and board space allows discrete decoder implementation |
| DG407 | Dual 8-channel differential only; no 16-channel mode; 140ns access time; 250ns 0.01% settling; no A3/SDS configurability | Fixed differential topology - cannot be repurposed for single-ended use without hardware change | Choose DG407 if system exclusively uses differential sensors and requires guaranteed matched pair performance |
Compared with HI3-0516-5Z, DG406 offers faster access but no mode flexibility, while DG407 guarantees differential pair matching but lacks reconfigurability - HI3-0516-5Z uniquely balances speed, topology adaptability, and interface compatibility in one PDIP-28 device.
Availability
HI3-0516-5Z is available at Aetrix Electronics and suitable for data acquisition systems, precision instrumentation, and industrial process control requiring stable component supply and long-term obsolescence management.
Supply support for HI3-0516-5Z includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Intersil Corporation, now part of Renesas Electronics, designs high-performance analog and mixed-signal ICs for industrial, aerospace, and test equipment markets, with ISO9001-certified manufacturing.
The HI-516 product line delivers high-speed, low-leakage analog switching for precision signal routing - engineered specifically for applications demanding configurable topology, robust isolation, and wide supply tolerance.
FAQ
What is the maximum analog signal range supported by HI3-0516-5Z?
The HI3-0516-5Z supports an analog signal range of ±15V when operated with ±15V supplies, as specified in the absolute maximum ratings and electrical characteristics tables. This allows full rail-to-rail operation for industrial and test equipment signals, provided VIN remains at least 1V below the supply rails at temperatures above 90°C to ensure proper functionality.
Can HI3-0516-5Z be used in reflow solder processes?
No, HI3-0516-5Z is a Pb-free PDIP package intended for through-hole wave solder processing only. Its packaging materials are not rated for Pb-free reflow peak temperatures, and the datasheet explicitly states it is not intended for reflow solder applications - using it in reflow may compromise solder joint integrity and long-term reliability.
How does the A3/SDS pin determine HI3-0516-5Z operating mode?
The A3/SDS pin configures HI3-0516-5Z topology: when driven logic high, it operates as a 16-channel single-ended multiplexer; when tied to V−, it functions as an 8-channel differential multiplexer. This hardware-selectable mode eliminates firmware or external logic dependencies, enabling field-reconfigurable signal routing without PCB changes.
What logic families are compatible with HI3-0516-5Z's digital interface?
HI3-0516-5Z supports both TTL and CMOS logic families via the VDD/LLS pin: grounding or leaving it open configures TTL thresholds (0.8V low, 2.4V high), while connecting it to VDD sets CMOS thresholds (0.3VDD low, 0.7VDD high). This dual compatibility simplifies integration with legacy microcontrollers and modern low-voltage FPGAs alike.
Is HI3-0516-5Z functionally identical to HI3-0516-5?
Yes, HI3-0516-5Z is the Pb-free, RoHS-compliant version of HI3-0516-5, sharing identical electrical specifications, pinout, thermal behavior, and functional operation. The only difference is the matte tin termination and associated solder process restrictions - all timing, leakage, resistance, and isolation parameters remain unchanged per the FN3146 datasheet.
HI3-0516-5Z Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- -
- Packaging:
- Tube
- Product Status:
- Obsolete
- Switch Circuit:
- -
- Multiplexer/Demultiplexer Circuit:
- 16:1
- Number of Circuits:
- 1
- On-State Resistance (Max):
- 750Ohm
- Channel-to-Channel Matching (ΔRon):
- -
- Voltage - Supply, Single (V+):
- -
- Voltage - Supply, Dual (V±):
- ±15V
- Switch Time (Ton, Toff) (Max):
- 175ns, 175ns
- -3db Bandwidth:
- -
- Charge Injection:
- -
- Channel Capacitance (CS(off), CD(off)):
- 10pF, 25pF (Max)
- Current - Leakage (IS(off)) (Max):
- 10pA (Typ)
- Crosstalk:
- -
- Operating Temperature:
- 0°C ~ 75°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 28-PDIP
HI3-0516-5Z FAQ
1.How can I place an order for HI3-0516-5Z through Aetrix?
Please submit a Request for Quotation (RFQ) for HI3-0516-5Z on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for HI3-0516-5Z reliable?
The price and inventory of HI3-0516-5Z are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for HI3-0516-5Z is usually 5 days.
3.What payment methods are accepted for HI3-0516-5Z?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for HI3-0516-5Z transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for HI3-0516-5Z?
HI3-0516-5Z orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your HI3-0516-5Z order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for HI3-0516-5Z?
For technical support, including HI3-0516-5Z datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your HI3-0516-5Z requirements.
6.How does Aetrix verify that HI3-0516-5Z is sourced from the original manufacturer or authorized distributors?
All HI3-0516-5Z products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that HI3-0516-5Z meets industry standards.
7.What is the process for return or replacement of HI3-0516-5Z?
All HI3-0516-5Z units undergo pre-shipment inspection (PSI). If there is an issue with HI3-0516-5Z, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The HI3-0516-5Z part is unused and in its original packaging.
Return procedure for HI3-0516-5Z:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
HI3-0516-5Z Tags
-
SN74LVC1G3157DBVR
Texas Instruments
-
SN74LVC1G66DBVR
Texas Instruments
-
SN74LVC1G66DCKR
Texas Instruments
-
SN74LVC1G3157DSFR
Texas Instruments
-
1P1G3157QDCKRQ1
Texas Instruments
-
SN74LVC2G66DCUR
Texas Instruments
-
SN74LV4052APWR
Texas Instruments
-
74HC4051D,653
Nexperia USA Inc.
-
SN74LV4051APWR
Texas Instruments
-
CD74HC4052PWR
Texas Instruments
-
CD74HC4051PWR
Texas Instruments
-
TS5A3166DBVR
Texas Instruments
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
