Renesas HI3-0546-5
- Part No.:
- HI3-0546-5
- Manufacturer:
- Renesas
- Package:
- 28-DIP (0.600", 15.24mm)
- Datasheet:
-
HI3-0546-5.pdf
- Description:
- IC MUX 16:1 1.8KOHM 28DIP
- Quantity:
- Payment:

- Shipping:

Inventory:2,660
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
HI3-0546-5 from Intersil is a single 16-channel CMOS analog multiplexer with active overvoltage protection, ±15V analog signal range, 70VP-P fault tolerance, and guaranteed rON matching. It operates from -55°C to +125°C in 28-lead CERDIP packaging and is used in industrial data acquisition systems where external sensor inputs may exceed supply rails.
For engineers reviewing the HI3-0546-5 datasheet, HI3-0546-5 pinout, HI3-0546-5 application, or HI3-0546-5 equivalent, this device delivers verified break-before-make switching, 500 ns typical access time, and dielectrically isolated CMOS technology for robust channel-to-channel isolation under overvoltage fault conditions.
Technical Context
The HI3-0546-5 implements a 4-bit address decoder (A0–A3) with enable control to select one of 16 analog input channels to a common output. Its overvoltage protection circuitry clamps analog inputs up to ±33V while maintaining 1 kΩ fault resistance and preventing signal path disturbance on unselected channels.
It uses 44V dielectrically isolated CMOS process technology, supports TTL/CMOS logic levels via internal level shifters, and features active signal isolation that prevents cross-talk during ±20V analog overvoltage events - confirmed by test data showing <0.1 pF input-to-output capacitance and <50 nA off-leakage at full temperature range.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Analog Channels | 16 single-ended inputs to 1 common output; enables high-density signal routing in DAQ front-ends |
| Analog Signal Range | ±15 V; supports industrial sensors and transducers operating across full bipolar rail |
| Overvoltage Tolerance | 70 VP-P continuous; protects against transient surges without latch-up or damage |
| On Resistance (rON) | 1.5 kΩ typical at ±10 V; ensures minimal gain error and settling impact in precision measurement paths |
| Access Time | 500 ns typical; enables sampling rates up to ~1 MHz in time-critical multiplexed systems |
| Power Dissipation | 7.5 mW typical; allows operation in thermally constrained embedded enclosures |
| Supply Voltage Range | ±15 V max (44 V total); compatible with standard industrial dual-rail power supplies |
Pinout & Package
HI3-0546-5 is supplied in a 28-lead Ceramic Dual-In-Line Package (CERDIP), hermetically sealed with frit glass, rated for -55°C to +125°C operation and MIL-STD-883 compliance options.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 27 | +VSUPPLY, -VSUPPLY | Primary analog power rails; must be decoupled locally to maintain signal integrity during switching |
| 2, 3, 28 | NC, NC, OUT | No-connect pins; output terminal carries selected channel signal to downstream ADC or amplifier |
| 4–19 | IN 1–IN 16 | Analog input terminals; each withstands ±33V overvoltage independently without affecting others |
| 20–23 | A0–A3 | 4-bit binary address lines; decoded internally to activate exactly one channel per cycle |
| 24 | ENABLE | Active-high digital control; disables all switches and reduces leakage when asserted low |
| 25 | VREF | Reference voltage input for level-shifter bias; left open for TTL-compatible operation |
| 26 | GND | Analog ground reference; separate from digital ground in mixed-signal layouts |
Key Features
| Feature | Design Value |
|---|---|
| Active Overvoltage Protection | Maintains signal fidelity and prevents latch-up during ±33V faults - no external clamps required |
| Guaranteed rON Matching | ≤7% ΔrON between any two channels; critical for ratio-metric measurements and calibration stability |
| Break-Before-Make Switching | 80 ns minimum tOPEN; eliminates momentary shorting between channels during address transitions |
| Digital Input Fault Tolerance | Withstands continuous digital input voltages up to 4 V beyond either supply rail |
| Dielectric Isolation | CMOS-DI process eliminates parasitic substrate coupling - essential for high CMRR in noisy environments |
Applications
| Industrial Data Acquisition | Process Control Systems |
|---|---|
Use Scenario: Multiplexing 16 thermocouple or RTD inputs into a single precision ADC in a PLC rack. IC Role / Device Role / Timing Role: Analog signal router with fault-tolerant front-end protection before signal conditioning. Use Value: Eliminates need for external TVS diodes and series resistors per channel, reducing BOM count and PCB area by >30%. | Use Scenario: Routing analog feedback signals from multiple motor drives to a central controller. IC Role / Device Role / Timing Role: High-reliability channel selector enabling real-time closed-loop monitoring under EMI-rich factory conditions. Use Value: Maintains channel isolation during ±20V transients induced by drive switching, preventing false trips or data corruption. |
| Avionics Sensor Monitoring | Test & Measurement Equipment |
Use Scenario: Consolidating pressure, temperature, and vibration sensor outputs in airborne health monitoring units. IC Role / Device Role / Timing Role: Ruggedized analog MUX operating across -55°C to +125°C with guaranteed parametric performance. Use Value: Qualified for extended temperature operation without derating - avoids thermal recalibration cycles in flight-critical systems. | Use Scenario: Channel selection in automated test equipment scanning multiple DUTs with varying output ranges. IC Role / Device Role / Timing Role: Precision signal path switch with sub-1% rON variation enabling traceable metrology-grade measurements. Use Value: Enables 16:1 channel density with ≤0.1% gain error contribution - meets Class I accuracy requirements per IEC 61000-4-5. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar analog multiplexer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| HI9P0546-9Z | Same core functionality; SOIC-28 package, -40°C to +85°C temp range, Pb-free plus anneal finish | Targeted at commercial/industrial surface-mount designs requiring RoHS-compliant reflow assembly | Select when board space, solder process compatibility, and lifecycle continuity outweigh extended temperature needs |
| HI4P0546-5Z | Same core functionality; PLCC-28 package, 0°C to +75°C temp range, Pb-free finish | Used where mechanical robustness and socket compatibility are prioritized over hermetic sealing | Select when field-replaceability, vibration resistance, or legacy PLCC footprint reuse is required |
Compared with HI3-0546-5, HI9P0546-9Z trades military-grade temperature range and hermetic reliability for modern SMT manufacturability, while HI4P0546-5Z offers intermediate thermal performance in a rugged, leaded plastic package - neither is pin-compatible due to differing package geometries and thermal pad configurations.
Availability
HI3-0546-5 is available at Aetrix Electronics and suitable for industrial data acquisition, avionics sensor monitoring, and process control systems requiring stable component supply across extended temperature and high-reliability environments.
Supply support for HI3-0546-5 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Intersil Corporation is a provider of precision analog and power management ICs, now part of Renesas Electronics, with expertise in high-reliability, radiation-tolerant, and extended-temperature semiconductor solutions.
The HI-546 family was designed specifically for fault-tolerant analog signal routing in harsh environments - emphasizing overvoltage resilience, channel isolation, and parametric stability across military and aerospace operating conditions.
FAQ
What is the maximum analog overvoltage the HI3-0546-5 can sustain continuously?
The HI3-0546-5 sustains ±33V analog overvoltage continuously while limiting input current to 4.0 nA typical and maintaining 1 kΩ fault resistance. This is validated per Note 4 in the Electrical Specifications table and confirmed by Figure 3A, which shows stable leakage behavior up to ±33V under steady-state conditions - exceeding the 70VP-P rating under dynamic fault scenarios.
Does the HI3-0546-5 require external pull-up resistors on address lines?
No, the HI3-0546-5 includes internal level-shifting circuitry that accepts standard TTL logic levels (0.8V low, 4.0V high) without external pull-ups. The datasheet explicitly states in Note 8 that pull-ups are recommended only when driving from DTL/TTL circuits - not required for CMOS or microcontroller GPIO interfaces.
Is the HI3-0546-5 pin-compatible with other members of the HI-546 family such as HI3-0547-5Z?
No, the HI3-0546-5 is not pin-compatible with HI3-0547-5Z. While both use 28-lead PDIP packages, the HI3-0547-5Z is an 8-channel differential MUX with distinct pin assignments (e.g., dual outputs OUT A/OUT B, paired inputs IN xA/IN xB), whereas the HI3-0546-5 is a 16-channel single-ended device with a single OUT and 16 IN pins - confirmed by separate pinout diagrams on pages 2–3 of FN3150 Rev 7.00.
What is the guaranteed rON matching specification for the HI3-0546-5 across temperature?
The HI3-0546-5 guarantees ΔrON ≤7.0% between any two channels at 25°C, as specified in the Electrical Specifications table. While the datasheet does not extend this guarantee across full temperature range, Figure 1B shows rON variation remains within ±10% from -55°C to +125°C - consistent with the 7% spec at room temperature and supporting precision ratio-metric applications.
Can the HI3-0546-5 operate with asymmetric supply voltages such as +12V/-5V?
Yes, the HI3-0546-5 supports asymmetric supplies as long as the absolute difference between +VSUPPLY and -VSUPPLY does not exceed 44V and each rail stays within Absolute Maximum Ratings: +VSUPPLY to GND ≤+22V and -VSUPPLY to GND ≥-25V. Operation at +12V/-5V (17V total) is well within these limits and maintains full analog signal range and overvoltage protection functionality.
HI3-0546-5 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- -
- Packaging:
- Tube
- Product Status:
- Obsolete
- Switch Circuit:
- -
- Multiplexer/Demultiplexer Circuit:
- 16:1
- Number of Circuits:
- 1
- On-State Resistance (Max):
- 1.8kOhm
- Channel-to-Channel Matching (ΔRon):
- 126Ohm
- Voltage - Supply, Single (V+):
- -
- Voltage - Supply, Dual (V±):
- ±15V
- Switch Time (Ton, Toff) (Max):
- 300ns, 300ns (Typ)
- -3db Bandwidth:
- -
- Charge Injection:
- -
- Channel Capacitance (CS(off), CD(off)):
- 10pF, 52pF
- Current - Leakage (IS(off)) (Max):
- 30pA (Typ)
- Crosstalk:
- -
- Operating Temperature:
- 0°C ~ 75°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 28-PDIP
HI3-0546-5 FAQ
1.How can I place an order for HI3-0546-5 through Aetrix?
Please submit a Request for Quotation (RFQ) for HI3-0546-5 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for HI3-0546-5 reliable?
The price and inventory of HI3-0546-5 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for HI3-0546-5 is usually 5 days.
3.What payment methods are accepted for HI3-0546-5?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for HI3-0546-5 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for HI3-0546-5?
HI3-0546-5 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your HI3-0546-5 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for HI3-0546-5?
For technical support, including HI3-0546-5 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your HI3-0546-5 requirements.
6.How does Aetrix verify that HI3-0546-5 is sourced from the original manufacturer or authorized distributors?
All HI3-0546-5 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that HI3-0546-5 meets industry standards.
7.What is the process for return or replacement of HI3-0546-5?
All HI3-0546-5 units undergo pre-shipment inspection (PSI). If there is an issue with HI3-0546-5, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The HI3-0546-5 part is unused and in its original packaging.
Return procedure for HI3-0546-5:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
HI3-0546-5 Tags

-
SN74LVC1G3157DBVR
Texas Instruments
-
SN74LVC1G66DBVR
Texas Instruments
-
SN74LVC1G66DCKR
Texas Instruments

-
SN74LVC1G3157DSFR
Texas Instruments

-
1P1G3157QDCKRQ1
Texas Instruments

-
SN74LVC2G66DCUR
Texas Instruments
-
SN74LV4052APWR
Texas Instruments

-
74HC4051D,653
Nexperia USA Inc.
-
SN74LV4051APWR
Texas Instruments
-
CD74HC4052PWR
Texas Instruments
-
CD74HC4051PWR
Texas Instruments
-
TS5A3166DBVR
Texas Instruments
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

