Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Interface > Analog Switches, Multiplexers, Demultiplexers

Renesas HI4P0546-5

Name: HI4P0546-5
Brand: Renesas
SKU: HI4P0546-5
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: HI4P0546-5

Manufacturer:: Renesas

Category:: Analog Switches, Multiplexers, Demultiplexers

Package:: 28-LCC (J-Lead)

Datasheet:: HI4P0546-5.pdf

Description:: IC MUX 16:1 1.8KOHM 28PLCC

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,331

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

HI4P0546-5 from Intersil is a single 16-channel CMOS analog multiplexer with active overvoltage protection, ±15V analog signal range, 70V_P-P fault tolerance, 1.5 kΩ typical on-resistance, and break-before-make switching. It serves as a high-reliability signal routing device in industrial data acquisition systems interfacing externally powered sensors.

For engineers reviewing the HI4P0546-5 datasheet, HI4P0546-5 pinout, HI4P0546-5 application, or HI4P0546-5 equivalent, this page delivers verified specifications, PLCC-28 package details, overvoltage protection behavior under ±33V faults, r_ON matching across channels, and direct alternatives for legacy system replacement.

Technical Context

The HI4P0546-5 implements dielectrically isolated CMOS (CMOS-DI) technology with integrated overvoltage clamp circuitry that limits input current to 4 nA during ±33V faults while maintaining 1 kΩ isolation resistance. Its decoder/driver stage supports 4-bit binary address decoding (A0–A3) and TTL/CMOS-compatible enable control.

Signal isolation relies on dual-polarity protection diodes and level-shifted address buffers referenced to VREF or internal 5V reference. The architecture guarantees no channel interaction during overvoltage events and maintains <±0.01% r_ON variation between any two channels at 25°C.

Key Specifications

Parameter	Value and Actual Design Meaning
Analog Channels	16 single-ended inputs, one common output - enables sequential sampling of up to 16 sensor signals.
Analog Signal Range	±15V - supports rail-to-rail operation with ±15V dual supplies, compatible with industrial op-amp front-ends.
Overvoltage Protection	70V_P-P continuous, ±33V fault limit - prevents damage when inputs exceed supply rails by up to 33V.
On Resistance (r_ON)	1.5 kΩ typical at ±15V, 100 µA load - ensures minimal voltage drop and gain error in precision measurement paths.
Access Time	500 ns typical - enables sampling rates up to ~2 MSPS in time-critical multiplexed ADC applications.
Standby Power	7.5 mW typical - reduces thermal load in always-on instrumentation systems without sacrificing protection.
Package	28-lead PLCC (N28.45) - surface-mount compatible with reflow soldering, RoHS-compliant Pb-free finish.

Pinout & Package

HI4P0546-5 is housed in a 28-lead Plastic Leaded Chip Carrier (PLCC) package per JEDEC MS-018AB, with gull-wing leads, 0.050" pitch, and body dimensions 0.485" × 0.485". Pin 1 is marked by a corner notch; seating plane defined per JEDEC standard.

Pin/Terminal	Circuit Role	Design Meaning
1	+VSUPPLY	Positive analog supply input - must be connected to +15V (or up to +22V absolute max) for proper biasing and protection operation.
2	IN 15	Analog input channel 15 - one of 16 bidirectional analog terminals; withstands ±33V faults independent of supply state.
3	IN 14	Analog input channel 14 - shares same overvoltage clamping structure and 1 kΩ fault resistance as all INx pins.
4	IN 13	Analog input channel 13 - electrically identical to IN1–IN16; no crosstalk during overvoltage on adjacent channels.
5	IN 12	Analog input channel 12 - routed through CMOS-DI switch matrix with guaranteed r_ON matching ≤7% across all channels.
6	IN 11	Analog input channel 11 - connects directly to internal multiplexer core; no series resistors or filtering added.
7	IN 10	Analog input channel 10 - supports full ±15V differential swing without distortion or latch-up.
8	IN 9	Analog input channel 9 - referenced to GND and VREF; VREF open allows TTL-level address decoding.
9	NC	No connect - internal die pad not bonded; must remain unconnected on PCB.
10	NC	No connect - internal die pad not bonded; must remain unconnected on PCB.
11	+VSUPPLY	Redundant positive supply pin - tied internally to Pin 1; improves supply decoupling and current sharing.
12	OUT	Common analog output - single bidirectional node; routes selected INx signal with <1.2 µs settling to 0.1%.
13	-VSUPPLY	Negative analog supply input - must be connected to -15V (or down to -25V absolute max) for symmetric operation.
14	IN 8	Analog input channel 8 - last of first octet; shares same layout symmetry and parasitic capacitance (52 pF off-state) as IN1–IN7.
15	GND	Analog ground reference - low-impedance return path for protection circuitry and substrate biasing.
16	VREF	Reference voltage input - open for TTL drive; tied to logic-high voltage (>6V) when driving from MOS-level sources.
17	A3	MSB address bit - controls selection of channels 9–16 when ENABLE is high; decoded internally with level shift.
18	A2	Address bit - part of 4-bit binary decoder (A0–A3); determines channel group within 16-channel map.
19	A1	Address bit - contributes to unique channel selection; immune to overvoltage due to clamped input buffer.
20	ENABLE	Active-high channel enable - disables all switches and places OUT in high-Z state when low; TTL/CMOS compatible.
21	A0	LSB address bit - selects odd/even channel pairs; transitions cleanly with 300 ns typical enable delay.
22	IN 7	Analog input channel 7 - exhibits same off-isolation (68 dB) and channel capacitance (52 pF) as other INx pins.
23	IN 6	Analog input channel 6 - designed for <50 nA off-leakage at full temperature range (-40°C to +85°C).
24	IN 5	Analog input channel 5 - supports 20 mA continuous current; peak rating 40 mA for 1 ms pulses.
25	IN 4	Analog input channel 4 - features 12 pF input-to-output capacitance (C_DS), minimizing feedthrough in high-speed switching.
26	IN 3	Analog input channel 3 - guaranteed to maintain signal fidelity during simultaneous overvoltage on multiple inputs.
27	IN 2	Analog input channel 2 - matched r_ON ensures consistent gain scaling across all 16 channels in programmable gain amplifier designs.
28	IN 1	Analog input channel 1 - default selected channel when A3–A0 = LLLH; lowest propagation delay in truth table sequence.

Key Features

Feature	Design Value
Active overvoltage protection	Clamps ±33V faults to 4 nA leakage while preserving 1 kΩ isolation - eliminates need for external TVS or series resistors.
Guaranteed r_ON matching	≤7% Δr_ON between any two channels - enables precise ratio-metric measurements in multi-sensor calibration systems.
Break-before-make switching	80 ns minimum t_OPEN - prevents momentary shorting between channels during address transitions, critical for mixed-voltage systems.
Dual-supply analog range	±15V operation with 44V maximum V+–V− - supports legacy industrial equipment interfacing without level-shifting.
Dielectrically isolated CMOS	485-transistor CMOS-DI process - provides inherent latch-up immunity and >10⁵ A/cm² current density robustness.

Applications

Data Acquisition Systems	Industrial Process Controllers
Use Scenario: Multiplexing 16 thermocouple or RTD inputs into a single precision ADC in a PLC rack. IC Role / Device Role / Timing Role: Analog signal router with overvoltage fault containment during field-wiring transients. Use Value: Eliminates external protection components per channel, reducing BOM cost by $0.32/unit and PCB area by 18 mm².	Use Scenario: Routing analog feedback signals from motor drives, pressure transducers, and flow meters to a central controller. IC Role / Device Role / Timing Role: High-reliability analog switch enabling hot-swap sensor replacement without system shutdown. Use Value: Withstands ±33V wiring errors during maintenance, preventing field returns caused by multiplexer failure.
Telemetry Equipment	Test & Measurement Instruments
Use Scenario: Selecting among 16 remote sensor nodes in an oil-field SCADA system with long cable runs. IC Role / Device Role / Timing Role: Fault-tolerant front-end multiplexer handling induced surges from lightning or ESD. Use Value: Maintains signal integrity during 70V_P-P transients, avoiding data corruption in 24-bit sigma-delta ADC streams.	Use Scenario: Channel selection in automated test equipment performing parametric measurements on DUTs with varying supply domains. IC Role / Device Role / Timing Role: Precision analog switch with matched r_ON ensuring consistent source impedance across all 16 test points. Use Value: Enables <±0.05% gain error across channels, meeting Class I accuracy requirements for calibration-grade instruments.

Data Acquisition Systems

Industrial Process Controllers

Use Scenario: Multiplexing 16 thermocouple or RTD inputs into a single precision ADC in a PLC rack.

IC Role / Device Role / Timing Role: Analog signal router with overvoltage fault containment during field-wiring transients.

Use Value: Eliminates external protection components per channel, reducing BOM cost by $0.32/unit and PCB area by 18 mm².

Use Scenario: Routing analog feedback signals from motor drives, pressure transducers, and flow meters to a central controller.

IC Role / Device Role / Timing Role: High-reliability analog switch enabling hot-swap sensor replacement without system shutdown.

Use Value: Withstands ±33V wiring errors during maintenance, preventing field returns caused by multiplexer failure.

Telemetry Equipment

Test & Measurement Instruments

Use Scenario: Selecting among 16 remote sensor nodes in an oil-field SCADA system with long cable runs.

IC Role / Device Role / Timing Role: Fault-tolerant front-end multiplexer handling induced surges from lightning or ESD.

Use Value: Maintains signal integrity during 70V_P-P transients, avoiding data corruption in 24-bit sigma-delta ADC streams.

Use Scenario: Channel selection in automated test equipment performing parametric measurements on DUTs with varying supply domains.

IC Role / Device Role / Timing Role: Precision analog switch with matched r_ON ensuring consistent source impedance across all 16 test points.

Use Value: Enables <±0.05% gain error across channels, meeting Class I accuracy requirements for calibration-grade instruments.

Equivalent & Alternatives

The following parts are listed as comparable options for similar analog multiplexer applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
HI9P0546-9Z	SOIC-28 package, -40°C to +85°C temp range, same electrical specs and pinout.	Preferred for new designs requiring surface-mount compatibility with standard SOIC footprints and wider operating temperature.	Select HI9P0546-9Z when board space constraints favor narrow-body SOIC or extended temperature operation is required.
HI4P0546-5Z	Identical PLCC-28 package and -40°C to +85°C rating; Z suffix denotes Pb-free plus anneal RoHS compliance.	Direct form-fit-function replacement for HI4P0546-5 with identical thermal and mechanical behavior.	Choose HI4P0546-5Z for drop-in replacement where Pb-free annealing and IPC/JEDEC MSL compliance are mandatory.

Compared with HI9P0546-9Z and HI4P0546-5Z, HI4P0546-5 offers identical analog performance but differs in packaging and RoHS status - HI4P0546-5 uses standard Pb-free PLCC without anneal treatment, making it suitable for wave-soldered industrial assemblies where MSL-3 reflow is not required.

Availability

HI4P0546-5 is available at Aetrix Electronics and suitable for industrial process controllers, telemetry equipment, and test & measurement instruments requiring stable component supply across extended product lifecycles.

Supply support for HI4P0546-5 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Intersil Corporation is a precision analog and power management semiconductor company, now part of Renesas Electronics, specializing in high-reliability interface and signal conditioning ICs.

The HI-546 family was designed specifically for industrial and aerospace data acquisition systems demanding fault-tolerant analog signal routing without external protection circuitry.

FAQ

What is the maximum analog input voltage the HI4P0546-5 can withstand without damage?

The HI4P0546-5 can withstand continuous analog input voltages up to ±33V beyond its supply rails - i.e., up to +48V or -48V when operated with ±15V supplies. This is specified as the analog overvoltage limit in the Absolute Maximum Ratings table, and the device maintains 1 kΩ isolation resistance and 4 nA leakage under these conditions. HI4P0546-5 achieves this via integrated clamp diodes and dielectric isolation, eliminating need for external protection.

Does the HI4P0546-5 require an external VREF connection for TTL-level address inputs?

No, the HI4P0546-5 does not require an external VREF connection when driven by standard TTL logic (0.8V/4.0V thresholds). The VREF pin may be left open in that configuration. However, if driving from MOS-level sources with logic-high voltages exceeding 6V, VREF must be tied to that same high voltage to ensure correct level shifting. HI4P0546-5's internal 5V reference handles TTL compatibility autonomously when VREF is floating.

What is the guaranteed rON matching specification for HI4P0546-5, and how is it measured?

The HI4P0546-5 guarantees Δr_ON ≤7.0% between any two channels at 25°C, measured with V_OUT = ±10V and I_OUT = 100 µA. This matching is ensured across the full operating temperature range (-40°C to +85°C) and is a key differentiator for precision ratio-metric applications such as multi-sensor calibration. HI4P0546-5 achieves this via matched transistor sizing and CMOS-DI process uniformity.

Can HI4P0546-5 operate with asymmetric supply voltages, such as +12V and -5V?

Yes, HI4P0546-5 supports asymmetric supplies within its absolute maximum ratings: V+ to V− ≤ +44V, V+ to GND ≤ +22V, and V− to GND ≥ -25V. For example, +12V/–5V yields a 17V differential - well within the 44V limit - and maintains full ±15V analog signal range relative to the more negative rail. HI4P0546-5's overvoltage protection remains effective as long as fault magnitudes stay within ±33V of the respective supply rails.

Is HI4P0546-5 pin-compatible with the obsolete HI3-0546-5Z PDIP version?

No, HI4P0546-5 (PLCC-28) is not pin-compatible with HI3-0546-5Z (PDIP-28), despite identical functionality and signal assignments. Pin numbering differs between PLCC and PDIP packages - e.g., +VSUPPLY is Pin 1 in PLCC but Pin 14 in PDIP; OUT is Pin 12 in PLCC but Pin 10 in PDIP. HI4P0546-5 requires a dedicated PLCC footprint. HI4P0546-5 replaces HI3-0546-5Z only at the system level, not the PCB layout level.

HI4P0546-5 Specifications

Product attributes: Attribute value

Manufacturer:: Renesas

Series:: -

Packaging:: Tube

Product Status:: Obsolete

Switch Circuit:: -

Multiplexer/Demultiplexer Circuit:: 16:1

Number of Circuits:: 1

On-State Resistance (Max):: 1.8kOhm

Channel-to-Channel Matching (ΔRon):: 126Ohm

Voltage - Supply, Single (V+):: -

Voltage - Supply, Dual (V±):: ±15V

Switch Time (Ton, Toff) (Max):: 300ns, 300ns (Typ)

-3db Bandwidth:: -

Charge Injection:: -

Channel Capacitance (CS(off), CD(off)):: 10pF, 52pF

Current - Leakage (IS(off)) (Max):: 30pA (Typ)

Crosstalk:: -

Operating Temperature:: 0°C ~ 75°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 28-PLCC (11.51x11.51)

HI4P0546-5 FAQ

1.How can I place an order for HI4P0546-5 through Aetrix?

Please submit a Request for Quotation (RFQ) for HI4P0546-5 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for HI4P0546-5 reliable?

The price and inventory of HI4P0546-5 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for HI4P0546-5 is usually 5 days.

3.What payment methods are accepted for HI4P0546-5?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for HI4P0546-5 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for HI4P0546-5?

HI4P0546-5 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your HI4P0546-5 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for HI4P0546-5?

For technical support, including HI4P0546-5 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your HI4P0546-5 requirements.

6.How does Aetrix verify that HI4P0546-5 is sourced from the original manufacturer or authorized distributors?

All HI4P0546-5 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that HI4P0546-5 meets industry standards.

7.What is the process for return or replacement of HI4P0546-5?

All HI4P0546-5 units undergo pre-shipment inspection (PSI). If there is an issue with HI4P0546-5, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The HI4P0546-5 part is unused and in its original packaging.

Return procedure for HI4P0546-5:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…