My Inquiry
My Account
Renesas HIP6004BCR
- Part No.:
- HIP6004BCR
- Manufacturer:
- Renesas
- Category:
- Special Purpose Regulators
- Package:
- 20-VQFN Exposed Pad
- Datasheet:
-
HIP6004BCR.pdf
- Description:
- IC REG CTRLR INTEL 1OUT 20QFN
- Quantity:
- Payment:
- Shipping:
Inventory:2,526
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
HIP6004BCR from Intersil is a synchronous-rectified buck PWM controller with integrated voltage-mode regulation, 5-bit VID DAC, and output voltage monitoring for microprocessor power supplies. It drives two N-channel MOSFETs, supports 1.3V–3.5V programmable output (±1% regulation), operates at 200kHz base frequency (adjustable 50kHz–1MHz), and delivers full 0%–100% duty cycle control in 5×5 QFN-20 package.
For engineers reviewing the HIP6004BCR datasheet, HIP6004BCR pinout, HIP6004BCR application, or HIP6004BCR equivalent, key selection considerations include its TTL-compatible VID interface, rDS(ON)-based overcurrent sensing, PGOOD window comparator (±10%), OVP-triggered SCR crowbar, and thermal performance (θJA = 33°C/W) in high-density CPU VRM designs.
Technical Context
The HIP6004BCR implements voltage-mode PWM control using a 15MHz GBW error amplifier and 6V/µs slew rate to achieve fast transient response in microprocessor VRMs. Its oscillator uses an external RT resistor to set switching frequency from 50kHz to >1MHz, with internal 200kHz free-running baseline and ±15% total variation tolerance.
Overcurrent protection relies on the upper MOSFET's rDS(ON) and an internal 200µA OCSET current source-eliminating external sense resistors-while overvoltage protection triggers both PWM inhibition and external SCR activation via the OVP pin when VSEN exceeds 115% of DACOUT. The PGOOD signal asserts high only when output voltage remains within ±10% of DACOUT, with 2% hysteresis.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltage Range | 1.3V–3.5V in 0.05V steps (1.3–2.05V) and 0.1V steps (2.1–3.5V); set by 5-bit VID inputs |
| Regulation Accuracy | ±1% over line voltage and temperature; enables stable core voltage for Pentium Pro, K6, Alpha processors |
| Switching Frequency | 200kHz nominal (RT open); adjustable from 50kHz to >1MHz via RT-to-GND or RT-to-VCC resistor |
| Error Amplifier GBW | 15MHz gain-bandwidth product with 6V/µs slew rate; supports high-loop bandwidth for sub-100ns load transients |
| PGOOD Threshold | ±10% window around DACOUT with 2% hysteresis; prevents false toggling due to output ripple |
| Thermal Resistance θJA | 33°C/W (QFN-20 package); enables higher power density vs SOIC (65°C/W) or TSSOP (85°C/W) |
| OCSET Current Source | 200µA typical; used with ROCSET and MOSFET rDS(ON) to set precise overcurrent trip without sense resistor |
Pinout & Package
Package: 20-lead 5×5 mm QFN (JEDEC MO-220 L20.5x5), exposed thermal pad, RoHS-compliant, 0°C to +70°C ambient operation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VSEN (1) | Output voltage feedback input | Connects directly to converter output; feeds PGOOD and OVP comparators for ±10% monitoring and 115% overvoltage trip |
| OCSET (2) | Overcurrent threshold programming | Internal 200µA current source develops voltage across ROCSET; combined with rDS(ON) sets IPEAK trip point |
| SS (3) | Soft-start timing node | 10µA internal current charges external CSS capacitor; controls ramp-up time and clamps COMP/FB during startup |
| VID0–VID4 (4–8) | DAC digital inputs | TTL-compatible 5-bit bus; selects DACOUT voltage (1.3–3.5V) and sets corresponding PGOOD/OVP thresholds |
| COMP (9) | Error amplifier output | Drives external compensation network; interfaces with FB to close voltage-mode control loop |
| FB (10) | Error amplifier inverting input | Connected to VSEN via resistor divider; compares actual output to DACOUT reference |
| GND (11) | Signal ground reference | Reference point for all analog and logic signals; must be low-impedance connection to system ground plane |
| PGOOD (12) | Power-good status output | Open-drain output pulled low when VSEN deviates >±10% from DACOUT; high for VID=11111 (disable mode) |
| PHASE (13) | High-side switch source monitor | Connects to upper MOSFET source; provides return path for UGATE drive and rDS(ON)-based current sensing |
| UGATE (14) | Upper MOSFET gate driver | Sources/sinks up to 500mA/10Ω; requires bootstrap circuit via BOOT pin to drive N-channel high-side FET |
| BOOT (15) | Bootstrap supply input | Provides floating bias for UGATE driver; connected to PHASE through external bootstrap capacitor |
| PGND (16) | Power ground return | Low-inductance return for lower MOSFET source and gate drive current; separate from signal GND |
| LGATE (17) | Lower MOSFET gate driver | Sources/sinks up to 450mA/6.5Ω; directly drives synchronous rectifier FET with minimal dead-time risk |
| VCC (18) | Bias supply input | Accepts +12V ±10%; powers internal circuitry and gate drivers; requires local 10µF decoupling to PGND |
| OVP (19) | Overvoltage protection output | Active-high SCR trigger; asserts when VSEN >115% DACOUT; disables PWM and initiates crowbar action |
| RT (20) | Oscillator frequency control | Resistor-to-GND increases frequency (Fs ≈ 200kHz + 5×10⁶/RT); resistor-to-VCC decreases frequency (Fs ≈ 200kHz – 4×10⁷/RT) |
Key Features
| Feature | Design Value |
|---|---|
| 5-bit VID DAC interface | Enables precise, software-configurable core voltage selection across 32 discrete levels (1.3–3.5V) without external DAC or DAC reference |
| rDS(ON)-based overcurrent sensing | Eliminates current-sense resistor and associated power loss; reduces BOM count and PCB area while maintaining accurate IPEAK trip |
| Integrated PGOOD and OVP comparators | Provides system-level power sequencing and fault isolation: PGOOD confirms ±10% regulation; OVP triggers SCR crowbar at 115% overvoltage |
| 200kHz programmable oscillator | Supports wide frequency range (50kHz–1MHz) via single RT resistor; balances efficiency (low f) and transient response (high f) per application needs |
| QFN-20 thermal performance | θJA = 33°C/W enables higher power density than SOIC/TSSOP alternatives; exposed pad improves heat transfer to PCB ground plane |
Applications
| Pentium Pro / Pentium II Power Supply | Low-Voltage Distributed Power |
|---|---|
Use Scenario: Regulating 1.8V–2.5V core voltage for Intel Pentium Pro and Pentium II microprocessors with rapid load transients up to 1A/ns. IC Role / Device Role / Timing Role: Primary PWM controller managing synchronous buck topology, VID decoding, and real-time overcurrent/overvoltage protection. Use Value: ±1% output regulation and 15MHz error amplifier bandwidth ensure stable core voltage under dynamic CPU load changes. | Use Scenario: Providing tightly regulated 1.3V–3.5V outputs in compact embedded systems requiring multiple low-voltage rails (e.g., FPGA I/O banks, ASIC cores). IC Role / Device Role / Timing Role: Standalone DC-DC controller enabling flexible, resistor-programmable output voltage without external DAC or reference IC. Use Value: 5-bit VID interface and 0.05V/0.1V step resolution allow precise rail matching to diverse logic families and process nodes. |
| High-Power 5V-to-3.xV Conversion | K6 / Alpha Microprocessor VRM |
Use Scenario: Converting 5V intermediate bus to 3.3V or 2.5V for high-current peripheral subsystems (e.g., memory controllers, PCIe switches). IC Role / Device Role / Timing Role: High-efficiency synchronous buck controller driving dual N-MOSFETs with full 0%–100% duty cycle support. Use Value: Elimination of external current-sense resistor reduces conduction loss and improves thermal margin at >20A output currents. | Use Scenario: Delivering dynamically adjustable core voltage to AMD K6 and DEC Alpha processors in workstation-class motherboards. IC Role / Device Role / Timing Role: Voltage-mode controller with soft-start, PGOOD signaling, and VID-based voltage scaling for processor power management. Use Value: '11111' VID disable mode and high-impedance PGOOD output enable safe dual-processor PGOOD AND-ing in multi-CPU systems. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar buck controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| HIP6006BCR | Higher gate drive current (UGATE sink: 1.2A vs 0.3A), enhanced thermal performance (θJA = 28°C/W), same VID interface and pinout | Targeted at >30A VRMs with faster MOSFETs; supports higher switching frequencies up to 1.5MHz | Select HIP6006BCR for new designs requiring higher peak gate current or improved thermal headroom beyond HIP6004BCR limits |
| ISL6522IRZ | Integrated MOSFET drivers with adaptive dead-time control; supports 3-phase interleaving; no VID interface (analog FB only) | Designed for multi-phase CPU VRMs; lacks VID programmability but offers superior transient response via multi-phase current balancing | Choose ISL6522IRZ when designing multi-phase VRMs for modern high-current CPUs where phase interleaving outweighs VID flexibility |
Compared with HIP6006BCR and ISL6522IRZ, the HIP6004BCR prioritizes VID-based voltage configurability and simplicity in single-phase microprocessor supplies, whereas HIP6006BCR extends drive capability and ISL6522IRZ enables scalable multi-phase architectures-making HIP6004BCR optimal for cost-sensitive, single-rail legacy CPU power applications.
Availability
HIP6004BCR is available at Aetrix Electronics and suitable for Pentium Pro power supplies, low-voltage distributed power systems, and high-power 5V-to-3.xV DC-DC regulators requiring stable component supply and long-term industrial availability.
Supply support for HIP6004BCR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Intersil Corporation was a U.S.-based semiconductor company specializing in power management, precision analog, and interface ICs before its acquisition by Renesas Electronics in 2017.
The HIP6004B family was developed specifically for single-phase synchronous buck VRMs powering high-performance x86 and RISC microprocessors, emphasizing VID programmability, rDS(ON)-based current sensing, and robust protection in space-constrained motherboard layouts.
FAQ
What is the operating temperature range for the HIP6004BCR?
The HIP6004BCR is specified for 0°C to +70°C ambient operating temperature. This range aligns with commercial-grade motherboard environments and matches the ordering information in the datasheet ('C' grade). Thermal resistance θJA is 33°C/W for the QFN-20 package, enabling reliable operation within this range when proper PCB copper area and thermal vias are used beneath the exposed pad.
Does the HIP6004BCR require an external current-sense resistor?
No, the HIP6004BCR does not require an external current-sense resistor. It implements overcurrent protection using the upper MOSFET's rDS(ON) and an internal 200µA OCSET current source. A resistor (ROCSET) connected between OCSET and the upper MOSFET drain sets the trip threshold according to IPEAK = (IOCSET × ROCSET) / rDS(ON), eliminating sense-resistor losses and board space.
How is the output voltage programmed on the HIP6004BCR?
The HIP6004BCR output voltage is programmed via five TTL-compatible VID pins (VID0–VID4) that feed a built-in 5-bit DAC. These pins accept binary-coded inputs to select one of 32 discrete DACOUT voltages from 1.30V to 3.50V-1.3V–2.05V in 0.05V steps and 2.1V–3.5V in 0.1V steps. The DACOUT voltage directly sets the target output, PGOOD window, and OVP threshold.
What is the function of the PGOOD pin on the HIP6004BCR?
The PGOOD pin on the HIP6004BCR is an open-drain output indicating whether the regulated output voltage is within ±10% of the DACOUT reference. It pulls low during startup, undervoltage, or overvoltage faults, and goes high-impedance (pulled up externally) when regulation is achieved. Notably, the '11111' VID combination forces PGOOD high regardless of output voltage, enabling safe disable mode in multi-processor systems.
Can the HIP6004BCR operate with a +5V input supply?
Yes, the HIP6004BCR supports operation from either +5V or +12V input supplies, as stated in the datasheet features and recommended operating conditions. When using +5V, VCC must be supplied from that rail, and the upper MOSFET gate drive (via BOOT/UGATE) remains functional-though designers should verify bootstrap capacitor sizing and minimum duty-cycle constraints for reliable high-side FET turn-on at lower input voltages.
HIP6004BCR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- -
- Package/Case:
- 20-VQFN Exposed Pad
- Packaging:
- Tube
- Product Status:
- Obsolete
- Applications:
- Controller, Intel Pentium®, II, Pro
- Voltage - Input:
- 5V, 12V
- Number of Outputs:
- 1
- Voltage - Output:
- 1.3V ~ 3.5V
- Operating Temperature:
- 0°C ~ 70°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 20-QFN (5x5)
HIP6004BCR FAQ
1.How can I place an order for HIP6004BCR through Aetrix?
Please submit a Request for Quotation (RFQ) for HIP6004BCR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for HIP6004BCR reliable?
The price and inventory of HIP6004BCR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for HIP6004BCR is usually 5 days.
3.What payment methods are accepted for HIP6004BCR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for HIP6004BCR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for HIP6004BCR?
HIP6004BCR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your HIP6004BCR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for HIP6004BCR?
For technical support, including HIP6004BCR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your HIP6004BCR requirements.
6.How does Aetrix verify that HIP6004BCR is sourced from the original manufacturer or authorized distributors?
All HIP6004BCR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that HIP6004BCR meets industry standards.
7.What is the process for return or replacement of HIP6004BCR?
All HIP6004BCR units undergo pre-shipment inspection (PSI). If there is an issue with HIP6004BCR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The HIP6004BCR part is unused and in its original packaging.
Return procedure for HIP6004BCR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
HIP6004BCR Tags
-
TPS51206DSQR
Texas Instruments
-
TPS51200DRCR
Texas Instruments
-
TPS51200DRCT
Texas Instruments
-
TPS62740DSSR
Texas Instruments
-
TPS51100DGQR
Texas Instruments
-
NCP51200MNTXG
onsemi
-
NCP51400MNTXG
onsemi
-
RT9026GSP
Richtek USA Inc.
-
LP2998MRX/NOPB
Texas Instruments
-
TPS51200QDRCRQ1
Texas Instruments
-
DPA423GN-TL
Power Integrations
-
LM10011SD/NOPB
Texas Instruments
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
