My Inquiry
My Account
Renesas HIP6004BCR-T
- Part No.:
- HIP6004BCR-T
- Manufacturer:
- Renesas
- Category:
- Special Purpose Regulators
- Package:
- 20-VQFN Exposed Pad
- Datasheet:
-
HIP6004BCR-T.pdf
- Description:
- IC REG CTRLR INTEL 1OUT 20QFN
- Quantity:
- Payment:
- Shipping:
Inventory:4,791
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
HIP6004BCR-T from Intersil is a synchronous-rectified buck PWM controller IC designed to drive two N-channel MOSFETs in high-performance microprocessor power supplies. It delivers precise voltage-mode regulation (±1% over line/temperature), supports 1.3V–3.5V output via 5-bit TTL DAC, features 200kHz programmable oscillator (50kHz–1MHz), and integrates overvoltage/overcurrent protection using rDS(ON) sensing - used in Pentium Pro, PowerPC, and K6-based DC-DC regulators.
For engineers reviewing the HIP6004BCR-T datasheet, HIP6004BCR-T pinout, HIP6004BCR-T application, or HIP6004BCR-T equivalent, key selection considerations include its QFN-20 package thermal performance (θJA = 33°C/W), 0%–100% duty cycle capability, VID-programmable output voltage with ±10% PGOOD window, and gate driver sourcing/sinking specs (UGATE: 350–500mA source; LGATE: 300–450mA source).
Technical Context
The HIP6004BCR-T implements voltage-mode PWM control with a 15MHz gain-bandwidth error amplifier and 6V/µs slew rate, enabling fast transient response in microprocessor VRMs. Its oscillator uses an external RT resistor to set switching frequency from 50kHz to >1MHz, while soft-start is controlled by a 10µA current source charging an external capacitor on the SS pin.
Overcurrent protection operates in hiccup mode by comparing the upper MOSFET's rDS(ON) voltage drop against a reference set by OCSET current (200µA typ.) and ROCSET resistor. The PGOOD signal asserts high only when VSEN is within ±10% of DACOUT - except for VID=11111, which disables gate drivers but forces PGOOD high for dual-processor AND-ing logic.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Voltage Range | 1.3V–3.5V output programmable in 0.05V steps (1.3–2.05V) and 0.1V steps (2.1–3.5V) via VID0–VID4 inputs |
| Regulation Accuracy | ±1% over line voltage and temperature - ensures stable core voltage under varying input and thermal conditions |
| Oscillator Frequency | 200kHz free-running, adjustable from <50kHz to >1MHz using RT resistor - enables optimization for efficiency vs. size trade-offs |
| Error Amplifier GBW | 15MHz gain-bandwidth product - supports high-loop bandwidth for sub-µs load transient recovery |
| GATE Drive Capability | UGATE: 350–500mA source / 5.5–10Ω sink; LGATE: 300–450mA source / 3.5–6.5Ω sink - drives standard N-MOSFETs without external buffers |
| Thermal Resistance | θJA = 33°C/W (QFN-20 package) - enables higher power density than SOIC/TSSOP variants in compact VRM layouts |
| Protection Functions | Overvoltage (115–120% DACOUT), overcurrent (rDS(ON)-based, hiccup mode), and PGOOD (±10% window with 2% hysteresis) |
Pinout & Package
Package: 20-lead 5×5 mm QFN (JEDEC MO-220 L20.5x5), exposed thermal pad, RoHS-compliant, θJA = 33°C/W, θJC = 5°C/W.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VSEN (1) | Output voltage sense input | Connects directly to regulated output rail; feeds PGOOD comparator and OVP circuit - requires low-noise routing |
| OCSET (2) | Overcurrent threshold programming | Internal 200µA current source develops voltage across ROCSET; sets IPEAK trip point via rDS(ON) of upper MOSFET |
| SS (3) | Soft-start timing node | 10µA internal current charges external CSS capacitor to 4V; clamps COMP and reference during startup |
| VID0–VID4 (4–8) | DAC digital inputs | TTL-compatible 5-bit bus selects DACOUT voltage (1.3–3.5V); determines output, PGOOD, and OVP thresholds |
| COMP (9) | Error amplifier output | Drives compensation network; connects to FB through external RC network - high-impedance node requiring guard ring |
| FB (10) | Error amplifier inverting input | Connected to VSEN via resistive divider; forms feedback loop with COMP - sensitive to noise coupling |
| RT (20) | Oscillator frequency adjust | Resistor to GND increases fSW; resistor to VCC decreases fSW - sets triangle wave ramp amplitude (1.9VP-P) |
| UGATE (14) | Upper MOSFET gate driver output | High-side N-MOSFET gate drive; requires bootstrap capacitor (CBOOT) between BOOT and PHASE |
| LGATE (17) | Lower MOSFET gate driver output | Low-side N-MOSFET gate drive; referenced to PGND - must be routed with minimal inductance |
| PHASE (13) | Switch node monitor | Connects to source of upper MOSFET; provides return path for UGATE and rDS(ON) voltage sensing for OC protection |
| PGOOD (12) | Power-good status indicator | Open-drain output active-low when VSEN is outside ±10% DACOUT - used for system power sequencing |
| OVP (19) | External crowbar trigger | Drives external SCR during overvoltage fault (>115% DACOUT); disables PWM and latches until reset |
Key Features
| Feature | Design Value |
|---|---|
| rDS(ON)-based current sensing | Eliminates external current-sense resistor - reduces BOM cost, PCB area, and conduction losses in high-current VRMs |
| 0%–100% PWM duty cycle | Enables full-range output voltage control including deep dropout operation - critical for low-VDD microprocessor cores |
| Integrated 5-bit TTL DAC | Supports 32 discrete output voltages (1.3–3.5V) with binary step resolution - compatible with Intel/AMD VID protocols |
| QFN-20 thermal performance | θJA = 33°C/W enables higher continuous current capability than SOIC/TSSOP packages in space-constrained applications |
| Hiccup-mode overcurrent protection | Auto-retries after fault clearance - prevents thermal runaway while maintaining system visibility via PGOOD toggling |
Applications
| Desktop CPU Power Delivery | Laptop VRM Modules |
|---|---|
Use Scenario: Regulating core voltage for Pentium Pro, PowerPC, or K6 microprocessors with dynamic VID changes during sleep/active states. IC Role / Device Role / Timing Role: Primary PWM controller managing synchronous buck topology, real-time VID decoding, and fast transient response to CPU load steps. Use Value: ±1% output regulation and 15MHz error amplifier enable stable operation under 1A/ns load transients typical of high-clock-speed CPUs. | Use Scenario: Compact, low-profile DC-DC conversion in space-limited laptop motherboards requiring efficient 5V-to-1.8V/2.5V regulation. IC Role / Device Role / Timing Role: Voltage-mode controller with integrated gate drivers and thermal-efficient QFN packaging for embedded VRM designs. Use Value: QFN-20 footprint and 33°C/W θJA allow higher power density than SOIC alternatives - reducing board area and improving thermal management. |
| Industrial Embedded Systems | Legacy Server Power Supplies |
Use Scenario: Providing tightly regulated auxiliary rails (e.g., 3.3V, 2.5V) for FPGA I/O banks or ASIC subsystems in ruggedized equipment. IC Role / Device Role / Timing Role: Programmable buck controller with robust overvoltage/overcurrent protection and wide input range (+5V or +12V bias). Use Value: Dual-supply compatibility (5V/12V VCC) and ±10% PGOOD window simplify integration into mixed-voltage industrial backplanes. | Use Scenario: Replacing aging linear regulators in legacy server boards needing reliable 5V-to-3.xV conversion for memory or chipset rails. IC Role / Device Role / Timing Role: Drop-in synchronous buck controller upgrade offering higher efficiency, lower heat, and digital voltage programming. Use Value: Elimination of current-sense resistor and integrated DAC reduce component count and improve long-term reliability versus discrete solutions. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar synchronous buck controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ISL6225CRZ | Single-phase controller with integrated MOSFET drivers; supports 0.7–5.5V output, 300kHz–1.5MHz fSW, but lacks VID DAC and uses current-mode control | Targeted at mobile GPU/SoC power; no native VID interface - requires external DAC or SMBus interface | Choose ISL6225CRZ for newer designs requiring higher fSW and current-mode stability, but add external VID logic if microprocessor compatibility is needed. |
| HIP6006BCR-T | Pin-compatible successor with enhanced thermal performance (θJA = 28°C/W), improved DAC accuracy (±0.5%), and extended VID range (0.9–5.5V) | Direct upgrade path for new designs targeting Pentium 4 and later; same QFN-20 footprint and VID protocol | Select HIP6006BCR-T when designing new systems requiring tighter regulation, wider output range, and better thermal headroom - retains identical layout and firmware interface. |
Compared with HIP6004BCR-T, ISL6225CRZ offers higher switching frequency flexibility but requires external voltage programming, while HIP6006BCR-T provides a true drop-in enhancement with improved accuracy, thermal performance, and VID range - making it the preferred choice for new microprocessor VRM designs.
Availability
HIP6004BCR-T is available at Aetrix Electronics and suitable for desktop CPU power delivery, laptop VRM modules, and industrial embedded systems requiring stable component supply and long-term lifecycle support.
Supply support for HIP6004BCR-T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Intersil Corporation was a U.S.-based semiconductor company specializing in power management, precision analog, and interface ICs before its acquisition by Renesas Electronics in 2017.
The HIP6004B family was developed specifically for high-efficiency, high-transient-response VRMs powering x86 and RISC microprocessors - emphasizing integrated protection, VID compatibility, and thermal-optimized packaging.
FAQ
What is the recommended input supply voltage for HIP6004BCR-T?
The HIP6004BCR-T operates from either a +5V or +12V bias supply applied to the VCC pin, with recommended operating range of +12V ±10%. Absolute maximum VCC is +15V. Using +12V maximizes gate drive strength and thermal margin, especially when driving high-Qg MOSFETs in high-current applications. The device does not support dual-supply operation - VCC must be derived from one of these two rails.
How does HIP6004BCR-T implement overcurrent protection without a sense resistor?
The HIP6004BCR-T uses the upper MOSFET's intrinsic rDS(ON) as a current-sense element. An internal 200µA current source flows through an external ROCSET resistor connected to OCSET, generating a reference voltage. When the voltage drop across the upper MOSFET (VPHASE – VSEN) exceeds this reference, the overcurrent comparator triggers soft-start restart in hiccup mode. This eliminates external sensing components while maintaining accuracy dependent on MOSFET rDS(ON) tolerance and temperature drift.
Can HIP6004BCR-T be used with modern processors requiring VRD specifications?
No - HIP6004BCR-T predates VRD 10.0+ specifications and lacks required features such as IMON current reporting, SVID interface, or adaptive voltage positioning. It supports legacy VID protocols used in Pentium Pro, K6, and early Pentium II systems (up to VRD 8.x). For VRD 10.0+ compliance, consider Renesas ISL63xx or IR35xx series controllers instead. HIP6004BCR-T remains viable only for maintenance of legacy platforms.
What is the function of the '11111' VID code on HIP6004BCR-T?
When all five VID pins (VID0–VID4) are pulled high (logic 1), the HIP6004BCR-T disables its gate drivers (UGATE/LGATE) and forces DACOUT to 0V, activating Power-On Reset behavior. Unlike normal operation, PGOOD asserts high in this state - enabling use in dual-processor systems where PGOOD signals are AND-ed to generate a global power-good signal. This VID code must not be used during active regulation.
Does HIP6004BCR-T support both voltage-mode and current-mode control?
HIP6004BCR-T implements voltage-mode PWM control exclusively. Its architecture uses a single feedback loop comparing FB voltage to DACOUT via an internal error amplifier, with modulation determined by comparing COMP output to a triangle-wave oscillator. Current-mode control is not supported - there is no current-sense amplifier input, slope compensation, or peak-current detection circuitry. Designs requiring current-mode benefits (e.g., inherent cycle-by-cycle limiting) must select alternative controllers.
HIP6004BCR-T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- -
- Package/Case:
- 20-VQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Applications:
- Controller, Intel Pentium®, II, Pro
- Voltage - Input:
- 5V, 12V
- Number of Outputs:
- 1
- Voltage - Output:
- 1.3V ~ 3.5V
- Operating Temperature:
- 0°C ~ 70°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 20-QFN (5x5)
HIP6004BCR-T FAQ
1.How can I place an order for HIP6004BCR-T through Aetrix?
Please submit a Request for Quotation (RFQ) for HIP6004BCR-T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for HIP6004BCR-T reliable?
The price and inventory of HIP6004BCR-T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for HIP6004BCR-T is usually 5 days.
3.What payment methods are accepted for HIP6004BCR-T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for HIP6004BCR-T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for HIP6004BCR-T?
HIP6004BCR-T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your HIP6004BCR-T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for HIP6004BCR-T?
For technical support, including HIP6004BCR-T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your HIP6004BCR-T requirements.
6.How does Aetrix verify that HIP6004BCR-T is sourced from the original manufacturer or authorized distributors?
All HIP6004BCR-T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that HIP6004BCR-T meets industry standards.
7.What is the process for return or replacement of HIP6004BCR-T?
All HIP6004BCR-T units undergo pre-shipment inspection (PSI). If there is an issue with HIP6004BCR-T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The HIP6004BCR-T part is unused and in its original packaging.
Return procedure for HIP6004BCR-T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
HIP6004BCR-T Tags
-
TPS51206DSQR
Texas Instruments
-
TPS51200DRCR
Texas Instruments
-
TPS51200DRCT
Texas Instruments
-
TPS62740DSSR
Texas Instruments
-
TPS51100DGQR
Texas Instruments
-
NCP51200MNTXG
onsemi
-
NCP51400MNTXG
onsemi
-
RT9026GSP
Richtek USA Inc.
-
LP2998MRX/NOPB
Texas Instruments
-
TPS51200QDRCRQ1
Texas Instruments
-
DPA423GN-TL
Power Integrations
-
LM10011SD/NOPB
Texas Instruments
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
