Renesas HIP6004DCRZ
- Part No.:
- HIP6004DCRZ
- Manufacturer:
- Renesas
- Category:
- Special Purpose Regulators
- Package:
- 20-VQFN Exposed Pad
- Datasheet:
-
HIP6004DCRZ.pdf
- Description:
- IC REG CTRLR AMD 1OUT 20VQFN
- Quantity:
- Payment:

- Shipping:

Inventory:4,042
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
HIP6004DCRZ from Intersil is a synchronous-rectified buck PWM controller with integrated voltage-mode regulation, 5-bit TTL-compatible DAC for 1.10–1.85V output programming in 25mV steps, and MOSFET rDS(ON)-based overcurrent sensing. It drives two N-channel MOSFETs, operates from +12V bias, and delivers fast transient response via 15MHz GBWP error amplifier and 0–100% duty cycle control - used in K7™ microprocessor power supplies.
For engineers reviewing the HIP6004DCRZ datasheet, HIP6004DCRZ pinout, HIP6004DCRZ application, or HIP6004DCRZ equivalent, key selection criteria include its QFN-20 package thermal performance (θJA = 33°C/W), 200kHz programmable oscillator (50kHz–1MHz), ±1% output regulation over line/temperature, PGOOD window monitor (±10%), and OVP/OC protection without external sense resistors.
Technical Context
The HIP6004DCRZ implements voltage-mode PWM control using a 200kHz free-running oscillator adjustable via RT-to-GND or RT-to-VCC resistor networks. Its error amplifier features 15MHz gain-bandwidth and 6V/µs slew rate to support high-loop bandwidth for microprocessor load transients.
Overcurrent protection uses an internal 200µA current source at OCSET to develop a trip threshold across ROCSET, compared against the upper MOSFET's rDS(ON) voltage drop - eliminating discrete current-sense resistors. Power-good monitoring tracks DACOUT with 110%/90% rising/falling thresholds and 2% hysteresis.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltage Range | 1.100V to 1.850V DC in 25mV binary steps via VID0–VID4 inputs |
| Regulation Accuracy | ±1% over line voltage and temperature - ensures stable core voltage under varying input and thermal conditions |
| Oscillator Frequency | 200kHz nominal, adjustable from <50kHz to >1MHz via RT resistor - enables optimization of efficiency vs. size trade-offs |
| Error Amplifier GBWP | 15MHz - supports high closed-loop bandwidth for sub-microsecond load transient recovery |
| PGOOD Threshold | ±10% window around DACOUT with 2% hysteresis - prevents false toggling due to output ripple |
| Package Thermal Resistance | θJA = 33°C/W (QFN-20) - enables higher power density than SOIC variant (θJA = 65°C/W) |
| Gate Drive Capability | UGATE: 500mA source / 5.5Ω sink; LGATE: 450mA source / 3.5Ω sink - directly drives medium-power N-MOSFETs without buffers |
Pinout & Package
HIP6004DCRZ is housed in a RoHS-compliant, Pb-free 5×5mm QFN-20 package (JEDEC MO-220 L20.5x5) with exposed thermal pad. Pin numbering follows standard top-view orientation with GND (Pin 11) and PGND (Pin 16) as separate signal and power ground terminals.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VSEN (1) | Output voltage feedback input | Connects to converter output to enable PGOOD monitoring and OVP comparison against DACOUT reference |
| OCSET (2) | Overcurrent threshold programming | Internal 200µA current source develops voltage across ROCSET to set IPEAK trip point using upper MOSFET rDS(ON) |
| SS (3) | Soft-start timing node | 10µA internal current charges external CSS capacitor to ramp output voltage linearly during startup |
| VID0–VID4 (4–8) | DAC digital inputs | TTL-compatible 5-bit bus sets DACOUT reference voltage (1.10–1.85V) and defines PGOOD/OVP thresholds |
| COMP (9) | Error amplifier output | Drives external compensation network; clamped during soft-start to control ramp rate |
| FB (10) | Error amplifier inverting input | Connected to VSEN via resistor divider to close voltage regulation loop |
| GND (11) | Signal ground reference | Reference point for all analog circuitry including error amp, DAC, and comparators |
| PGOOD (12) | Open-drain status output | Pulled low when VSEN deviates >±10% from DACOUT; asserts high for VID=11111 disable state |
| PHASE (13) | High-side switch source node | Monitors upper MOSFET source voltage for OC detection; return path for UGATE drive current |
| UGATE (14) | Upper gate driver output | Sources/sinks up to 500mA/5.5Ω to drive N-MOSFET gate with minimal dead-time distortion |
| BOOT (15) | Bootstrap supply for high-side driver | Requires external bootstrap capacitor between BOOT and PHASE to generate floating gate drive voltage |
| PGND (16) | Power ground return | Low-inductance connection point for lower MOSFET source and bulk output capacitors |
| LGATE (17) | Lower gate driver output | Sources/sinks up to 450mA/3.5Ω to drive synchronous rectifier MOSFET |
| VCC (18) | +12V bias supply input | Must be ≥10.4V to exit POR; powers internal regulators, gate drivers, and logic |
| OVP (19) | Overvoltage fault output | Active-high SCR trigger when VSEN exceeds 115% DACOUT; disables PWM immediately |
| RT (20) | Oscillator frequency programming | Resistor to GND increases fSW; resistor to VCC decreases fSW per documented equations |
Key Features
| Feature | Design Value |
|---|---|
| rDS(ON)-based current sensing | Eliminates external sense resistor, reducing BOM cost and PCB area while improving efficiency |
| 5-bit TTL DAC with 25mV steps | Enables precise, software-configurable core voltage scaling for K7™ and compatible CPUs |
| Programmable 50kHz–1MHz oscillator | Allows optimization of magnetic component size (inductor/capacitor) versus switching losses |
| Separate PGND and GND pins | Prevents noise coupling from high di/dt power paths into sensitive analog reference and feedback circuits |
| Integrated hiccup-mode overcurrent protection | Automatically cycles soft-start on overload, limiting average power dissipation and enabling self-recovery |
Applications
| Microprocessor Core Supply | K7™ Platform Power Delivery |
|---|---|
Use Scenario: Regulating 1.3V–1.5V core voltage for AMD K7™ microprocessors with dynamic load steps exceeding 1A/ns. IC Role / Device Role / Timing Role: Primary PWM controller managing synchronous buck topology, DAC-based VID voltage selection, and real-time PGOOD signaling to CPU reset logic. Use Value: ±1% regulation accuracy and 15MHz error amplifier GBWP ensure stable operation during rapid DVFS transitions without brownout or reset. | Use Scenario: Single-board implementation powering K7™ CPU, chipset, and memory interface from shared +12V rail. IC Role / Device Role / Timing Role: Central voltage-mode controller coordinating dual-phase sequencing, OVP/OC fault reporting, and thermal-aware soft-start. Use Value: Integrated OCSET and OVP pins simplify protection circuitry; QFN-20 package enables compact layout near CPU socket with low θJA. |
| Low-Voltage Distributed PSU | High-Power DC-DC Regulator |
Use Scenario: Point-of-load regulator on telecom line cards delivering 1.2V@30A to FPGA or ASIC fabric. IC Role / Device Role / Timing Role: Synchronous buck controller driving paralleled N-MOSFETs, using rDS(ON) sensing for accurate current limiting without shunt loss. Use Value: 0–100% duty cycle range and 200µA OCSET current source allow precise IPEAK setting across MOSFET temperature variation. | Use Scenario: Industrial embedded system requiring robust 1.8V@25A supply with fault logging and hot-swap capability. IC Role / Device Role / Timing Role: Fault-tolerant controller providing PGOOD handshake, OVP-triggered SCR crowbar, and hiccup-mode OC recovery. Use Value: Dual-level OVP (115% DACOUT trip + external SCR activation) prevents catastrophic overvoltage damage to downstream logic. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar buck controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ISL6522IRZ | Same manufacturer, pin-compatible QFN-20 successor with enhanced 300kHz–1.5MHz oscillator range and improved thermal performance (θJA = 28°C/W) | Supports newer CPU VID tables and higher switching frequencies for smaller magnetics | Select ISL6522IRZ for new designs requiring extended frequency range and lower thermal resistance |
| TPS51116PWR | Texas Instruments part with integrated MOSFET drivers, but requires external DAC or resistor-divider for VID; no rDS(ON) OC sensing | Designed for DDR memory termination and dual-output systems; lacks dedicated OCSET pin | Choose TPS51116PWR only when dual-rail coordination or TI ecosystem integration outweighs missing rDS(ON) sensing |
Compared with HIP6004DCRZ, ISL6522IRZ offers higher frequency flexibility and better thermal metrics for next-gen designs, while TPS51116PWR trades integrated dual-rail control for loss of MOSFET-resistance-based current monitoring - making HIP6004DCRZ uniquely suited for cost-sensitive, single-rail K7™-class supplies where sense-resistor elimination is critical.
Availability
HIP6004DCRZ is available at Aetrix Electronics and suitable for microprocessor core supplies, low-voltage distributed power systems, and high-power DC-DC regulators requiring stable component supply across extended production lifecycles.
Supply support for HIP6004DCRZ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Intersil Corporation, now part of Renesas Electronics, specializes in high-performance analog and power management ICs for computing, industrial, and communications markets.
The HIP6004D product line was engineered specifically for high-current, low-voltage microprocessor power delivery - emphasizing precision DAC-based voltage scaling, MOSFET rDS(ON) current sensing, and robust fault protection in compact QFN packaging.
FAQ
What is the recommended operating voltage range for the VCC pin of the HIP6004DCRZ?
The HIP6004DCRZ requires a +12V ±10% bias supply on the VCC pin, with a minimum rising threshold of 10.4V to exit Power-On Reset. Operation below 10.4V prevents initialization, and absolute maximum rating is +15V. The HIP6004DCRZ does not support +5V-only operation - unlike some earlier controllers, it mandates +12V for gate driver strength and internal regulator stability.
How does the HIP6004DCRZ implement overcurrent protection without a sense resistor?
The HIP6004DCRZ uses the upper MOSFET's rDS(ON) as the current-sense element. An internal 200µA current source at OCSET develops a voltage across an external ROCSET resistor; when the voltage drop across the MOSFET's channel exceeds this reference, the controller triggers hiccup-mode soft-start. This method eliminates power loss and board space associated with discrete shunts - a defining feature of the HIP6004DCRZ design.
Can the HIP6004DCRZ be used with a 500kHz switching frequency?
Yes, the HIP6004DCRZ supports 500kHz operation via the RT pin. Using the documented equation Fs ≈ 200kHz + 5×10⁶/(RT in kΩ) with RT = 10kΩ to GND achieves ~700kHz; for 500kHz, RT ≈ 25kΩ to GND. The oscillator remains stable across 50kHz–1MHz, and the HIP6004DCRZ's 15MHz error amplifier GBWP maintains loop stability at this frequency.
What is the function of the '11111' VID code on the HIP6004DCRZ?
The '11111' VID code (all VID pins high) disables the HIP6004DCRZ gate drivers and forces 0V output, activating Power-On Reset behavior. Uniquely, PGOOD asserts high in this state - enabling AND-gating of multiple HIP6004DCRZ outputs in dual-CPU systems. This VID combination is explicitly defined in Table 1 of the HIP6004DCRZ datasheet and is not a fault condition.
Does the HIP6004DCRZ require external bootstrap components for high-side drive?
Yes, the HIP6004DCRZ requires an external bootstrap capacitor between BOOT and PHASE pins to generate the floating voltage needed to fully enhance the upper N-MOSFET. A typical value is 0.1µF ceramic placed adjacent to the IC. No external diode is required - the HIP6004DCRZ integrates bootstrap charging control, and proper BOOT capacitor placement is critical for reliable UGATE operation in the HIP6004DCRZ.
HIP6004DCRZ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- -
- Package/Case:
- 20-VQFN Exposed Pad
- Packaging:
- Tray
- Product Status:
- Obsolete
- Applications:
- Controller, AMD-K7™
- Voltage - Input:
- 5V, 12V
- Number of Outputs:
- 1
- Voltage - Output:
- 1.1V ~ 1.85V
- Operating Temperature:
- 0°C ~ 70°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 20-QFN (5x5)
HIP6004DCRZ FAQ
1.How can I place an order for HIP6004DCRZ through Aetrix?
Please submit a Request for Quotation (RFQ) for HIP6004DCRZ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for HIP6004DCRZ reliable?
The price and inventory of HIP6004DCRZ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for HIP6004DCRZ is usually 5 days.
3.What payment methods are accepted for HIP6004DCRZ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for HIP6004DCRZ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for HIP6004DCRZ?
HIP6004DCRZ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your HIP6004DCRZ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for HIP6004DCRZ?
For technical support, including HIP6004DCRZ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your HIP6004DCRZ requirements.
6.How does Aetrix verify that HIP6004DCRZ is sourced from the original manufacturer or authorized distributors?
All HIP6004DCRZ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that HIP6004DCRZ meets industry standards.
7.What is the process for return or replacement of HIP6004DCRZ?
All HIP6004DCRZ units undergo pre-shipment inspection (PSI). If there is an issue with HIP6004DCRZ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The HIP6004DCRZ part is unused and in its original packaging.
Return procedure for HIP6004DCRZ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
HIP6004DCRZ Tags

-
TPS51206DSQR
Texas Instruments

-
TPS51200DRCR
Texas Instruments

-
TPS51200DRCT
Texas Instruments

-
TPS62740DSSR
Texas Instruments

-
TPS51100DGQR
Texas Instruments
-
NCP51200MNTXG
onsemi
-
NCP51400MNTXG
onsemi

-
RT9026GSP
Richtek USA Inc.

-
LP2998MRX/NOPB
Texas Instruments

-
TPS51200QDRCRQ1
Texas Instruments

-
DPA423GN-TL
Power Integrations

-
LM10011SD/NOPB
Texas Instruments
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

