Renesas HIP6004DCRZ-T
- Part No.:
- HIP6004DCRZ-T
- Manufacturer:
- Renesas
- Category:
- Special Purpose Regulators
- Package:
- 20-VQFN Exposed Pad
- Datasheet:
-
HIP6004DCRZ-T.pdf
- Description:
- IC REG CTRLR AMD 1OUT 20VQFN
- Quantity:
- Payment:

- Shipping:

Inventory:3,466
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
HIP6004DCRZ-T from Intersil is a synchronous-rectified buck PWM controller with integrated voltage-mode regulation, 5-bit VID DAC, and MOSFET rDS(ON)-based overcurrent sensing. It delivers precise 1.10–1.85V output (±1% regulation), supports 50kHz–1MHz programmable switching frequency, and drives two N-channel MOSFETs for microprocessor core power supplies.
For engineers reviewing the HIP6004DCRZ-T datasheet, HIP6004DCRZ-T pinout, HIP6004DCRZ-T application, or HIP6004DCRZ-T equivalent, key selection criteria include its 20-pin QFN package, TTL-compatible VID interface, 15MHz error amplifier GBWP, ±10% PGOOD window, and absence of external current-sense resistors.
Technical Context
The HIP6004DCRZ-T implements voltage-mode PWM control using a 200kHz free-running oscillator adjustable via RT-to-GND or RT-to-VCC resistor networks. Its error amplifier provides 15MHz gain-bandwidth and 6V/µs slew rate to support fast transient response in high-current CPU VRMs.
Overcurrent protection uses an internal 200µA current source at OCSET to sense upper-MOSFET rDS(ON), eliminating discrete sense resistors. Power-good monitoring tracks DACOUT with ±10% window and 2% hysteresis, while OVP triggers external SCR crowbar at +115% DACOUT.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltage Range | 1.100V–1.850V in 25mV binary steps via VID0–VID4 inputs |
| Voltage Regulation Accuracy | ±1% over line and temperature - ensures stable core voltage under load and thermal variation |
| Switching Frequency Range | 50kHz to >1MHz - set by RT resistor; enables optimization of size vs. efficiency |
| Error Amplifier GBWP | 15MHz - supports high-loop bandwidth for sub-µs transient recovery in CPU power delivery |
| PGOOD Threshold Window | ±10% of DACOUT with 2% hysteresis - prevents false toggling during normal ripple |
| Overvoltage Trip Point | +115% to +120% of DACOUT - initiates PWM inhibition and OVP pin assertion |
| Supply Voltage Range | +12V ±10% on VCC - compatible with standard logic-supply rails |
Pinout & Package
Package: 20-lead 5×5 mm QFN (JEDEC MO-220 L20.5x5), RoHS-compliant Pb-free plus anneal finish, exposed thermal pad.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VSEN (1) | Output voltage feedback input | Direct connection to converter output; feeds PGOOD and OVP comparators |
| OCSET (2) | Overcurrent threshold programming | Connects to upper MOSFET drain via ROCSET; sets trip point using rDS(ON) |
| SS (3) | Soft-start timing node | External capacitor sets ramp time; internal 10µA current source charges CSS to 4V |
| VID0–VID4 (4–8) | Digital voltage identification inputs | TTL-compatible 5-bit bus selecting DACOUT reference (32 discrete voltages) |
| COMP (9) | Error amplifier output | Drives compensation network; connects to FB through external RC components |
| FB (10) | Error amplifier inverting input | Connected to VSEN; forms closed-loop regulation path with COMP |
| GND (11) | Signal ground reference | All internal voltage levels referenced to this pin; separate from PGND |
| PGOOD (12) | Open-drain power-good indicator | Pulled low when VSEN outside ±10% DACOUT; high for VID=11111 (disable mode) |
| PHASE (13) | High-side switch node monitor | Connects to upper MOSFET source; used for rDS(ON) sensing and bootstrap return |
| UGATE (14) | Upper MOSFET gate driver output | Sources/sinks 350–500mA peak; requires external bootstrap circuit for N-FET drive |
| BOOT (15) | Bootstrap supply input | Provides floating bias for UGATE; connected to PHASE via external capacitor |
| PGND (16) | Power ground return | Low-side MOSFET source connection; separate from signal GND to reduce noise coupling |
| LGATE (17) | Lower MOSFET gate driver output | Sources/sinks 300–450mA peak; directly drives N-FET gate without bootstrap |
| VCC (18) | Bias supply input | +12V ±10% supply for internal circuitry and gate drivers |
| OVP (19) | Overvoltage protection output | Active-high open-collector output driving external SCR during +115% overvoltage event |
| RT (20) | Oscillator frequency programming | Resistor to GND increases frequency; resistor to VCC decreases frequency per datasheet equations |
Key Features
| Feature | Design Value |
|---|---|
| rDS(ON)-based overcurrent sensing | Eliminates external current-sense resistor, reducing BOM cost and PCB area while maintaining accuracy |
| 5-bit TTL-compatible VID interface | Enables dynamic voltage scaling across 32 discrete levels without external DAC or level-shifting circuitry |
| Programmable 50kHz–1MHz oscillator | Allows trade-off between magnetic component size and switching losses in high-density VRM designs |
| Integrated soft-start with 10µA current source | Ensures controlled output ramp-up via external CSS capacitor; prevents inrush current damage |
| ±10% PGOOD window with hysteresis | Provides reliable power sequencing signal for microprocessors without false triggering from ripple |
| Separate PGND and GND pins | Minimizes noise coupling between high-current power paths and sensitive analog control circuitry |
Applications
| Microprocessor Core Power Supply | K7™ and x86 CPU VRM |
|---|---|
Use Scenario: Delivering tightly regulated 1.1–1.85V core voltage to AMD K7 processors with rapid load transients up to 1A/ns. IC Role / Device Role / Timing Role: Primary PWM controller managing synchronous buck topology, VID decoding, and real-time overcurrent protection. Use Value: Enables compliance with K7 voltage tolerance (±1%) and transient response specs using integrated DAC and high-bandwidth error amplifier. | Use Scenario: High-efficiency DC-DC conversion for desktop/server x86 CPUs requiring dynamic VID adjustment and robust fault handling. IC Role / Device Role / Timing Role: Central control IC coordinating dual N-MOSFET drive, output voltage monitoring, and system-level power sequencing. Use Value: Reduces design complexity by integrating PGOOD, OVP, and rDS(ON) sensing - no external comparators or sense resistors needed. |
| Low-Voltage Distributed Power | High-Power DC-DC Regulator |
Use Scenario: Local regulation of 1.2–1.5V rails in telecom or industrial backplanes where space and thermal density are constrained. IC Role / Device Role / Timing Role: Compact QFN-based buck controller delivering stable low-voltage outputs with minimal external components. Use Value: 5×5 mm QFN footprint and integrated features reduce total solution size versus discrete controller + sense + protection ICs. | Use Scenario: High-current (>20A) point-of-load regulator for FPGA or ASIC cores demanding fast transient recovery and tight regulation. IC Role / Device Role / Timing Role: Voltage-mode controller with 15MHz GBWP and 0–100% duty cycle range enabling aggressive loop bandwidth tuning. Use Value: Full-duty-cycle capability and high slew-rate error amplifier allow full utilization of available input headroom during heavy load steps. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar buck PWM controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ISL6260CRZ-T | Higher integration: includes MOSFET drivers, OVP, and thermal shutdown; supports 3-phase operation | Targeted at multi-phase CPU VRMs; not drop-in compatible due to different pinout and feature set | Choose ISL6260CRZ-T only for new multi-phase designs requiring higher current capacity and advanced telemetry |
| HIP6301CBZ-T | Legacy SOIC-20 package; identical functional spec but lacks QFN thermal performance and RoHS compliance | Same VID range and control architecture, but limited to lower-power applications due to higher θJA (65°C/W) | Select HIP6301CBZ-T only for legacy board rework where QFN reflow is unavailable or thermal budget permits |
Compared with HIP6004DCRZ-T, ISL6260CRZ-T adds multi-phase coordination and telemetry at the cost of pin compatibility and design simplicity, while HIP6301CBZ-T retains identical functionality in a thermally inferior SOIC package - making HIP6004DCRZ-T optimal for new single-phase, space-constrained, RoHS-compliant designs.
Availability
HIP6004DCRZ-T is available at Aetrix Electronics and suitable for microprocessor core power supplies, low-voltage distributed power systems, and high-power DC-DC regulators requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for HIP6004DCRZ-T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Intersil Corporation (now part of Renesas Electronics) is a semiconductor manufacturer specializing in precision analog, power management, and interface ICs for computing, industrial, and communications markets.
The HIP6004D product line was designed specifically for high-performance microprocessor voltage regulation modules, emphasizing fast transient response, VID programmability, and integrated protection in compact QFN packages.
FAQ
What is the maximum switching frequency supported by the HIP6004DCRZ-T?
The HIP6004DCRZ-T supports a switching frequency range from 50kHz to over 1MHz, programmable via an external resistor connected to the RT pin. With RT tied to ground, the typical free-running frequency is 200kHz; increasing RT resistance raises frequency, while pulling RT to VCC lowers it per datasheet equations. This flexibility allows optimization for efficiency, size, or EMI requirements in the final design.
Does the HIP6004DCRZ-T require an external current-sense resistor?
No, the HIP6004DCRZ-T does not require an external current-sense resistor. It implements overcurrent protection by monitoring the voltage drop across the upper MOSFET's rDS(ON) using the OCSET pin and an internal 200µA current source. This eliminates BOM cost and PCB area associated with discrete sense resistors while maintaining accurate current limiting in the HIP6004DCRZ-T-based converter.
How is the output voltage programmed on the HIP6004DCRZ-T?
The HIP6004DCRZ-T uses a 5-bit TTL-compatible digital-to-analog converter (DAC) with VID0–VID4 pins to program the output voltage in 25mV increments from 1.100V to 1.850V. Each VID pin state (0 = grounded, 1 = pulled high) selects one of 32 discrete DACOUT reference voltages, which directly sets the regulated output, PGOOD thresholds, and OVP trip points - all without external components.
What is the purpose of the separate GND and PGND pins on the HIP6004DCRZ-T?
The HIP6004DCRZ-T separates signal ground (GND, Pin 11) from power ground (PGND, Pin 16) to isolate noise-sensitive analog circuitry - including the error amplifier, DAC, and comparators - from high-current switching paths. This separation minimizes ground bounce and improves regulation accuracy and stability in the HIP6004DCRZ-T-controlled buck converter, especially under fast load transients.
Can the HIP6004DCRZ-T be used with a +5V input supply instead of +12V?
Yes, the HIP6004DCRZ-T operates from either +5V or +12V input on the VCC pin, as specified in the Absolute Maximum Ratings and Recommended Operating Conditions. While +12V is typical for higher-power microprocessor VRMs, the +5V option supports lower-power applications or systems with existing 5V bias rails - with no change to the HIP6004DCRZ-T's functionality or pin configuration.
HIP6004DCRZ-T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- -
- Package/Case:
- 20-VQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Applications:
- Controller, AMD-K7™
- Voltage - Input:
- 5V, 12V
- Number of Outputs:
- 1
- Voltage - Output:
- 1.1V ~ 1.85V
- Operating Temperature:
- 0°C ~ 70°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 20-QFN (5x5)
HIP6004DCRZ-T FAQ
1.How can I place an order for HIP6004DCRZ-T through Aetrix?
Please submit a Request for Quotation (RFQ) for HIP6004DCRZ-T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for HIP6004DCRZ-T reliable?
The price and inventory of HIP6004DCRZ-T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for HIP6004DCRZ-T is usually 5 days.
3.What payment methods are accepted for HIP6004DCRZ-T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for HIP6004DCRZ-T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for HIP6004DCRZ-T?
HIP6004DCRZ-T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your HIP6004DCRZ-T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for HIP6004DCRZ-T?
For technical support, including HIP6004DCRZ-T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your HIP6004DCRZ-T requirements.
6.How does Aetrix verify that HIP6004DCRZ-T is sourced from the original manufacturer or authorized distributors?
All HIP6004DCRZ-T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that HIP6004DCRZ-T meets industry standards.
7.What is the process for return or replacement of HIP6004DCRZ-T?
All HIP6004DCRZ-T units undergo pre-shipment inspection (PSI). If there is an issue with HIP6004DCRZ-T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The HIP6004DCRZ-T part is unused and in its original packaging.
Return procedure for HIP6004DCRZ-T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
HIP6004DCRZ-T Tags

-
TPS51206DSQR
Texas Instruments

-
TPS51200DRCR
Texas Instruments

-
TPS51200DRCT
Texas Instruments

-
TPS62740DSSR
Texas Instruments

-
TPS51100DGQR
Texas Instruments
-
NCP51200MNTXG
onsemi
-
NCP51400MNTXG
onsemi

-
RT9026GSP
Richtek USA Inc.

-
LP2998MRX/NOPB
Texas Instruments

-
TPS51200QDRCRQ1
Texas Instruments

-
DPA423GN-TL
Power Integrations

-
LM10011SD/NOPB
Texas Instruments
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

