Renesas HIP6012CB
- Part No.:
- HIP6012CB
- Manufacturer:
- Renesas
- Category:
- Special Purpose Regulators
- Package:
- 14-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
HIP6012CB.pdf
- Description:
- IC REG CTL INTEL PWM 1OUT 14SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:1,353
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
HIP6012CB from Intersil is a synchronous-rectified buck PWM controller IC designed to drive two N-channel MOSFETs in high-performance microprocessor power supplies. It delivers precise 1.27V reference-based output regulation (±1.5% tolerance), supports 50kHz–1MHz programmable switching frequency, and implements rDS(ON)-based overcurrent protection without external sense resistors - enabling compact, efficient DC-DC conversion for Pentium® and PowerPC™ applications.
For engineers reviewing the HIP6012CB datasheet, HIP6012CB pinout, HIP6012CB application, or HIP6012CB equivalent, this page provides verified technical context, validated pin functions, confirmed operating parameters (including 200kHz free-running oscillator, 15MHz GBW error amplifier, and 0–100% duty cycle), and real-world design implications for microprocessor VRM implementation.
Technical Context
The HIP6012CB uses voltage-mode PWM control with a single feedback loop, integrating an internal 1.27V reference, 15MHz gain-bandwidth error amplifier, and 6V/μs slew rate to achieve fast transient response in synchronous buck topologies. Its oscillator operates at 200kHz by default but is adjustable via external RT resistor between 50kHz and >1MHz.
Overcurrent protection is implemented by comparing the voltage drop across the upper MOSFET's rDS(ON) (monitored at PHASE pin) against a threshold set by OCSET current (200μA typical) and external ROCSET resistor - eliminating sensing resistors and reducing BOM cost and board area.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Reference Voltage | 1.27V ±1.5% over line and temperature - enables stable low-voltage regulation down to 1.27V for modern microprocessors. |
| Oscillator Frequency | 200kHz nominal, adjustable 50kHz–1MHz via RT resistor - allows optimization of efficiency vs. size trade-offs in power stage design. |
| Error Amplifier GBW | 15MHz - supports high-loop bandwidth for rapid load transient recovery in CPU VRMs. |
| Duty Cycle Range | 0% to 100% - permits full input-to-output voltage range coverage, including low-duty-cycle operation for high-input/low-output conversions. |
| OCSET Current Source | 200μA typical - sets overcurrent trip point using upper MOSFET rDS(ON), removing need for discrete current-sense resistor. |
| Supply Voltage Range | +12V ±10% on VCC - compatible with standard industrial bias rails; PVCC supports independent lower gate bias. |
| Package | 14-pin SOIC (M14.15) - industry-standard footprint with 85°C/W θJA, suitable for automated assembly and thermal management in dense layouts. |
Pinout & Package
HIP6012CB is housed in a 14-lead SOIC package (M14.15), RoHS-compliant, with exposed pad not present. Thermal resistance θJA = 85°C/W under JEDEC JESD51-2 test conditions.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| RT (1) | Oscillator frequency programming | Resistor-to-GND or -VCC sets switching frequency from 50kHz to >1MHz; enables layout-driven optimization of magnetics and EMI. |
| OCSET (2) | Overcurrent threshold reference | 200μA current sink referenced to VIN; combined with ROCSET and upper MOSFET rDS(ON), defines hiccup-mode fault trip level. |
| SS (3) | Soft-start timing node | 10μA internal current source charges external CSS capacitor to 4V, controlling ramp-up of output voltage and preventing inrush current. |
| COMP (4) | Error amplifier output | Drives compensation network; clamped during soft-start to limit duty cycle; interfaces directly with external RCZ networks for loop stability. |
| FB (5) | Error amplifier inverting input | Connects to voltage divider from output; compares regulated output against 1.27V reference to close control loop. |
| EN (6) | Enable/disable control | Open-collector input; pulled below 1V disables PWM, discharges SS, and holds UGATE/LGATE low - supports sequencing and standby modes. |
| GND (7) | Signal ground reference | Common return for analog circuitry; must be isolated from PGND to avoid noise coupling into error amplifier and reference paths. |
| PHASE (8) | High-side switch node monitor | Connects to upper MOSFET source; used for rDS(ON)-based current sensing and as return path for upper gate driver. |
| UGATE (9) | Upper MOSFET gate driver output | 500mA peak source / 5.5Ω sink capability; requires bootstrap (BOOT) or direct VCC drive depending on input voltage and MOSFET VGS rating. |
| BOOT (10) | Upper gate driver floating supply | Charged via external diode/capacitor from PHASE; generates VGS > 10V for standard N-channel MOSFETs in high-side position. |
| PGND (11) | Power ground return | Low-impedance return for lower MOSFET source and power-stage currents; must be routed separately from signal GND to minimize noise. |
| LGATE (12) | Lower MOSFET gate driver output | 450mA peak source / 3.5Ω sink; driven from dedicated PVCC supply to ensure robust turn-on of synchronous rectifier. |
| PVCC (13) | Lower gate driver bias supply | Accepts +5V or +12V; decoupled locally to support high di/dt gate charging without affecting VCC rail stability. |
| VCC (14) | Main IC bias supply | +12V ±10% input; powers internal logic, oscillators, and error amplifier; ICC = 5mA typical in active mode. |
Key Features
| Feature | Design Value |
|---|---|
| rDS(ON)-based overcurrent protection | Eliminates external current-sense resistor, reducing component count, board space, and conduction losses in high-current microprocessor supplies. |
| Programmable 50kHz–1MHz oscillator | Enables selection of optimal switching frequency to balance core loss, capacitor ESR heating, and EMI filter size for specific application constraints. |
| 15MHz error amplifier GBW with 6V/μs slew rate | Supports closed-loop bandwidth >200kHz, ensuring sub-10μs recovery from 50% load transients in Pentium Pro-class VRMs. |
| 0–100% duty cycle capability | Permits operation across wide input/output ratios (e.g., 12V→1.5V or 5V→1.27V), extending usable range beyond fixed-ratio controllers. |
| Integrated soft-start with 10μA current source | External CSS capacitor sets monotonic output ramp; prevents inrush current damage to MOSFETs and output capacitors during power-up. |
Applications
| Pentium® Microprocessor VRM | PowerPC™ Core Supply |
|---|---|
|
Use Scenario: Regulating 1.27V–3.3V core voltage for Intel Pentium® and Pentium Pro® processors with dynamic load steps up to 50A/μs. IC Role / Device Role / Timing Role: Primary PWM controller managing synchronous buck topology, providing voltage-mode feedback, overcurrent hiccup protection, and soft-start sequencing. Use Value: Achieves ±1.5% output regulation and fast transient response using integrated 1.27V reference and 15MHz error amplifier - meeting Intel VRM specifications without external trimming. |
Use Scenario: Generating stable 2.5V or 3.3V supply for Motorola/Freescale PowerPC™ microcontrollers in telecom baseband processing units. IC Role / Device Role / Timing Role: Synchronous buck controller driving dual N-MOSFET power stage; manages phase node switching, gate drive timing, and current-limit fault detection. Use Value: Enables compact, high-efficiency design via rDS(ON) current sensing and 0–100% duty cycle - reducing bill-of-materials and improving thermal performance in space-constrained modules. |
| Low-Voltage Distributed Power | High-Power 5V-to-3.xV DC-DC Regulator |
|
Use Scenario: Local point-of-load (POL) conversion in server backplanes where 5V or 12V intermediate bus supplies 1.8V FPGA I/O banks. IC Role / Device Role / Timing Role: Voltage-mode PWM controller implementing constant-frequency synchronous rectification with programmable switching frequency for EMI compliance. Use Value: Adjustable 50kHz–1MHz oscillator allows tuning to avoid sensitive frequency bands; SOIC package supports automated reflow assembly in high-volume production. |
Use Scenario: Converting 5V input to 3.3V/2.5V for ASIC or DSP subsystems requiring <1% output ripple and <50μs transient recovery. IC Role / Device Role / Timing Role: Main control IC generating gate drive signals (UGATE/LGATE), monitoring PHASE node for overcurrent, and regulating output via FB/COMP loop. Use Value: Integrated 200μA OCSET current source and 1.27V reference eliminate calibration components - simplifying design validation and reducing time-to-market. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar synchronous buck PWM controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| HIP6006CB | Same 14-pin SOIC package; identical pinout; 1.25V reference (vs. 1.27V); ±2% reference tolerance (vs. ±1.5%) | Designed for earlier Pentium VRM specs; lacks extended duty cycle range and higher GBW error amplifier of HIP6012CB | Select HIP6006CB only for legacy designs where tighter reference tolerance and faster transient response are not required. |
| ISL6522CBZ | Pb-free 14-pin SOIC; 1.25V reference; 200kHz fixed oscillator (non-programmable); 12MHz GBW error amplifier | Targeted at cost-sensitive embedded systems; no RT pin for frequency adjustment; lower bandwidth limits transient performance | Choose ISL6522CBZ when fixed 200kHz operation suffices and RoHS compliance is mandatory; not recommended for high-dV/dt microprocessor loads. |
Compared with HIP6006CB and ISL6522CBZ, the HIP6012CB offers superior reference accuracy (±1.5%), wider duty cycle (0–100%), higher error amplifier bandwidth (15MHz), and programmable frequency - making it the preferred choice for demanding microprocessor VRMs requiring fast transient response and tight regulation.
Availability
HIP6012CB is available at Aetrix Electronics and suitable for Pentium® VRM designs, PowerPC™ core supplies, and low-voltage distributed power applications requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for HIP6012CB includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Intersil Corporation (now part of Renesas Electronics) is a U.S.-based semiconductor company specializing in precision analog, power management, and interface ICs for computing, industrial, and communications markets.
The HIP6012CB belongs to Intersil's high-performance PWM controller product line, engineered specifically for synchronous buck DC-DC converters powering advanced microprocessors with stringent voltage accuracy and transient response requirements.
FAQ
What is the reference voltage accuracy of the HIP6012CB over temperature and line variations?
The HIP6012CB features a 1.27V internal reference with guaranteed ±1.5% tolerance across the full 0°C to 70°C operating temperature range and specified line voltage variations. This accuracy is confirmed in the Electrical Specifications table on page 3 of FN4324 Rev.2.00 and enables compliant regulation for Pentium® and PowerPC™ microprocessor core voltages without external trimming. The HIP6012CB maintains this tolerance without requiring external calibration components.
Does the HIP6012CB support programmable switching frequency, and how is it configured?
Yes, the HIP6012CB supports programmable switching frequency from 50kHz to over 1MHz using an external resistor connected to the RT pin. With RT tied to GND, frequency increases per Fs ≈ (200kHz × 5 × 10⁶)/RT; with RT tied to VCC, frequency decreases per Fs ≈ (200kHz × 4 × 10⁷)/RT. This configuration is detailed in the Functional Pin Descriptions section (page 4) and enables optimization of magnetic size, efficiency, and EMI behavior in the HIP6012CB-based converter design.
How does overcurrent protection work in the HIP6012CB, and what external components are required?
The HIP6012CB implements overcurrent protection using the upper MOSFET's rDS(ON) as a current-sense element, eliminating the need for a discrete shunt resistor. An internal 200μA current source (IOCSET) flows through an external ROCSET resistor connected between OCSET and the upper MOSFET drain. When the voltage drop across rDS(ON) exceeds that across ROCSET, the HIP6012CB initiates hiccup-mode soft-start cycling. This method is fully documented in the Overcurrent Protection section (pages 5–6) and reduces system cost and PCB area.
What are the key differences between the HIP6012CB and HIP6006CB in terms of performance and application scope?
The HIP6012CB improves upon the HIP6006CB with a tighter ±1.5% reference tolerance (vs. ±2%), higher 15MHz error amplifier gain-bandwidth (vs. 12MHz), and full 0–100% duty cycle capability (vs. limited range). These enhancements make the HIP6012CB better suited for newer microprocessor VRMs requiring faster transient response and stricter regulation. Both share identical pinout and SOIC packaging, allowing drop-in replacement in many legacy HIP6006CB designs where upgraded performance is needed.
Can the HIP6012CB operate with a +5V input supply, and what gate drive configurations are supported?
Yes, the HIP6012CB supports operation from either +5V or +12V input on VCC, as stated in the Features section (page 1) and Recommended Operating Conditions (page 3). For +5V input, the upper gate drive can be implemented via direct connection to VCC (Figure 10), yielding ~7V VGS for the upper MOSFET. For +12V input, the bootstrap configuration (Figure 9) is required to generate sufficient gate voltage (>10V) for standard N-channel MOSFETs. The HIP6012CB's dual gate drivers (UGATE/LGATE) and separate PVCC pin enable flexible, robust MOSFET drive across both configurations.
HIP6012CB Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- -
- Package/Case:
- 14-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Applications:
- Controller, Intel Pentium® Pro, PowerPC, Alpha
- Voltage - Input:
- 5V, 12V
- Number of Outputs:
- 1
- Voltage - Output:
- 1.3V ~ 12V
- Operating Temperature:
- 0°C ~ 70°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-SOIC
HIP6012CB FAQ
1.How can I place an order for HIP6012CB through Aetrix?
Please submit a Request for Quotation (RFQ) for HIP6012CB on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for HIP6012CB reliable?
The price and inventory of HIP6012CB are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for HIP6012CB is usually 5 days.
3.What payment methods are accepted for HIP6012CB?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for HIP6012CB transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for HIP6012CB?
HIP6012CB orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your HIP6012CB order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for HIP6012CB?
For technical support, including HIP6012CB datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your HIP6012CB requirements.
6.How does Aetrix verify that HIP6012CB is sourced from the original manufacturer or authorized distributors?
All HIP6012CB products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that HIP6012CB meets industry standards.
7.What is the process for return or replacement of HIP6012CB?
All HIP6012CB units undergo pre-shipment inspection (PSI). If there is an issue with HIP6012CB, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The HIP6012CB part is unused and in its original packaging.
Return procedure for HIP6012CB:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
HIP6012CB Tags

-
TPS51206DSQR
Texas Instruments

-
TPS51200DRCR
Texas Instruments

-
TPS51200DRCT
Texas Instruments

-
TPS62740DSSR
Texas Instruments

-
TPS51100DGQR
Texas Instruments
-
NCP51200MNTXG
onsemi
-
NCP51400MNTXG
onsemi

-
RT9026GSP
Richtek USA Inc.

-
LP2998MRX/NOPB
Texas Instruments

-
TPS51200QDRCRQ1
Texas Instruments

-
DPA423GN-TL
Power Integrations

-
LM10011SD/NOPB
Texas Instruments
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

