Renesas HIP6018BCB
- Part No.:
- HIP6018BCB
- Manufacturer:
- Renesas
- Category:
- Voltage Regulators - Linear + Switching
- Package:
- 24-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
HIP6018BCB.pdf
- Description:
- IC REG TRPL BUCK/LNR SYNC 24SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:2,266
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
HIP6018BCB from Intersil is a triple-output power management IC integrating a synchronous-buck PWM controller for microprocessor core voltage (1.3–3.5V), a linear regulator for clock driver supply (2.5V ±2.5%), and a linear controller for GTL bus power (1.5V ±2.5%). It features Intel-compatible 5-bit VID DAC, voltage-mode control, and MOSFET rDS(ON)-based over-current protection - deployed in ATX motherboard power regulation.
For engineers reviewing the HIP6018BCB datasheet, HIP6018BCB pinout, HIP6018BCB application, or HIP6018BCB equivalent, this page delivers verified specifications, SOIC-24 package mapping, functional pin roles, motherboard-level use cases, and two validated alternative controllers for legacy system redesign or obsolescence mitigation.
Technical Context
The HIP6018BCB implements a single-loop voltage-mode PWM architecture with 200 kHz free-running oscillator (programmable 50 kHz–1 MHz), high-bandwidth error amplifier (15 MHz GBWP), and full 0–100% duty cycle capability. Its integrated 5-bit TTL DAC sets core output voltage with ±1% static regulation across temperature.
All three regulated outputs are monitored concurrently: PGOOD asserts only when core voltage is within ±10% of DACOUT and auxiliary outputs exceed under-voltage thresholds; over-voltage protection triggers at 115% DACOUT using lower MOSFET clamping; over-current detection eliminates external sense resistors by measuring VDS across the upper MOSFET via OCSET1 and internal 200 µA current source.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| PWM Output Voltage Range | 1.3V–3.5V in 0.05V/0.1V steps via VID0–VID4; enables precise Intel-compatible core voltage scaling |
| Linear Regulator Output | 2.5V ±2.5% (10–150 mA); powers clock driver circuits with internal pass device |
| Linear Controller Output | 1.5V ±2.5% (0–20 mA drive); regulates GTL bus via external N-channel MOSFET |
| Switching Frequency | 200 kHz nominal (RT-programmable 50 kHz–>1 MHz); supports compact magnetics and low EMI |
| Voltage Regulation Accuracy | Core PWM: ±1% over temperature; auxiliary outputs: ±2.5% over temperature |
| Over-Voltage Threshold | 115% of DACOUT (typical); protects CPU core during upper MOSFET short via lower MOSFET activation |
| Over-Current Detection | Uses rDS(ON) of upper MOSFET + internal 200 µA current source; no external sense resistor required |
Pinout & Package
Package: 24-lead SOIC (M24.3), RoHS-compliant Pb-free option available (HIP6018BCBZ*).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC (1) | Bias supply input | +12V ±10% bias for IC logic and gate drivers; powers all internal regulators |
| VID0–VID4 (2–6) | DAC digital inputs | TTL-compatible 5-bit code selects core voltage (1.3–3.5V) and sets PGOOD/OVP thresholds |
| SS (9) | Soft-start control | Capacitor-to-ground sets soft-start interval; pulled low disables all regulators |
| RT (10) | Oscillator frequency adjust | Resistor-to-GND or -VCC programs switching frequency from 50 kHz to >1 MHz |
| FB2 (11) | Linear regulator feedback | Resistor divider sets 2.5V output; monitors under-voltage (75–87% threshold) |
| VIN2 (12) | Linear regulator input | +3.3V supply input and monitor; chip shuts down if <2.45V (rising threshold) |
| VOUT2 (13) | Linear regulator output | 2.5V ±2.5% output, 230 mA max; powers clock driver circuitry |
| GND (14) | Signal ground reference | Common reference for all analog and digital signals; separate from PGND |
| DRIVE3 (15) | Linear controller gate drive | Drives external N-MOSFET gate for 1.5V GTL bus; 20–40 mA sink/source |
| FB3 (16) | Linear controller feedback | Resistor divider sets 1.5V output; under-voltage monitoring identical to FB2 |
| COMP1 (17) | PWM error amplifier output | External compensation node for voltage-mode loop stability |
| FB1 (18) | PWM error amplifier inverting input | Connects to output voltage divider; closes regulation loop for core voltage |
| VSEN1 (19) | PWM output voltage sense | Direct connection to VOUT1; used for PGOOD assertion and OVP detection |
| OCSET1 (20) | Over-current setpoint | Resistor-to-MOSFET-drain sets IPEAK trip point using rDS(ON) and 200 µA current source |
| PGND (21) | Power ground return | Low-impedance return path for PWM power stage; tied to lower MOSFET source |
| LGATE1 (22) | Lower MOSFET gate driver | 1 A sink/source drive for synchronous rectifier; complements UGATE1 |
| PHASE1 (23) | Switch node sense | Connected to upper MOSFET source; enables rDS(ON)-based current sensing |
| UGATE1 (24) | Upper MOSFET gate driver | 1 A sink/source drive for main switch; requires external bootstrap capacitor |
Key Features
| Feature | Design Value |
|---|---|
| Triple independent output regulation | Simultaneous 1.3–3.5V core (PWM), 2.5V clock (linear), and 1.5V GTL (linear controller) with individual monitoring |
| Intel-compatible VID interface | 5-bit TTL DAC with 0.05V/0.1V resolution enables legacy CPU voltage programming without external logic |
| rDS(ON)-based over-current protection | Eliminates current-sense resistor; reduces BOM count and PCB area while maintaining accurate IPEAK trip |
| Voltage-mode PWM control | Stable single-loop design with 15 MHz GBWP error amplifier and full 0–100% duty cycle for wide VIN/VOUT ratios |
| Integrated power-good signaling | Single open-collector PGOOD asserts only when all three outputs meet regulation and UV thresholds |
| Programmable soft-start | Capacitor-controlled ramp prevents inrush current; externally adjustable for system-specific sequencing requirements |
Applications
| Desktop Motherboard Core Power | ATX Power Supply Auxiliary Regulation |
|---|---|
Use Scenario: Regulating microprocessor core voltage on x86-based desktop motherboards with 3.3V/5V/12V ATX inputs. IC Role / Device Role / Timing Role: HIP6018BCB acts as primary power controller - PWM regulates VCORE, linear regulator supplies 2.5V clock, linear controller drives GTL bus MOSFET. Use Value: Enables precise VID-based voltage scaling (±1% regulation) and coordinated soft-start across all rails, meeting Intel VRD specifications for Pentium II/III-era platforms. |
Use Scenario: Providing stable auxiliary voltages in distributed low-voltage power systems where space and component count are constrained. IC Role / Device Role / Timing Role: HIP6018BCB serves as compact triple-output controller replacing discrete regulators and sequencers in embedded computing modules. Use Value: Integrates three independent regulators into one SOIC-24 package, reducing footprint by >40% versus discrete solutions while maintaining ±2.5% accuracy on auxiliary rails. |
| Legacy CPU Voltage Scaling System | Industrial Control Backplane Power |
Use Scenario: Supporting voltage-programmable CPUs requiring dynamic core voltage adjustment via hardware VID lines. IC Role / Device Role / Timing Role: HIP6018BCB functions as VID decoder and precision PWM controller - converting TTL logic states into exact DACOUT reference for core regulation. Use Value: Delivers 0.05V step resolution from 1.3V–2.05V and 0.1V steps up to 3.5V, enabling fine-grained power optimization in thermal-constrained environments. |
Use Scenario: Powering timing-critical backplane interfaces (e.g., GTL+, clock buffers) in industrial PLCs and test equipment with strict noise and stability requirements. IC Role / Device Role / Timing Role: HIP6018BCB provides low-noise 2.5V clock rail and tightly regulated 1.5V GTL bus voltage with simultaneous UV/OV fault reporting. Use Value: Achieves ±2.5% regulation on linear outputs and fast transient response (<10 µs) to maintain signal integrity on high-speed parallel buses. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar triple-output power controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| HIP6019BCB | Same SOIC-24 package; adds dedicated 3.3V linear regulator (instead of 2.5V) and removes GTL controller; retains VID DAC and PWM | Targets systems requiring 3.3V clock rail instead of 2.5V; not suitable for GTL bus regulation | Select HIP6019BCB only when 3.3V auxiliary rail is needed and GTL functionality is unused |
| ISL6522CBZ | SOIC-20; dual PWM + linear (no VID DAC); 1% core regulation; supports 0.9–2.5V core range; no integrated GTL controller | Designed for post-Pentium 4 platforms with tighter core voltage ranges; lacks VID interface and third output | Choose ISL6522CBZ for newer low-voltage CPUs where VID compatibility is unnecessary and board space is critical |
Compared with HIP6018BCB, HIP6019BCB replaces the 2.5V linear regulator with a 3.3V variant but omits GTL control, while ISL6522CBZ offers higher integration density and lower core voltage support but sacrifices VID compatibility and triple-rail flexibility - making HIP6018BCB uniquely suited for legacy Pentium-class motherboard designs requiring all three outputs and hardware VID.
Availability
HIP6018BCB is available at Aetrix Electronics and suitable for desktop motherboard power regulation, ATX auxiliary supply design, and industrial backplane power systems requiring stable component supply and long-term obsolescence management.
Supply support for HIP6018BCB includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Intersil (now part of Renesas Electronics) is a semiconductor company specializing in high-performance analog and power management ICs for computing, industrial, and communications markets.
The HIP6018B product line was designed specifically for full motherboard power regulation in Intel-compatible PC platforms, integrating PWM, linear, and linear controller functions to replace multiple discrete regulators in Pentium II/III-era systems.
FAQ
What is the core voltage range supported by the HIP6018BCB?
The HIP6018BCB supports a core voltage range of 1.3VDC to 3.5VDC via its integrated 5-bit VID DAC. It provides 0.05V steps from 1.3V to 2.05V and 0.1V steps from 2.1V to 3.5V. This range is explicitly defined in Table 1 of the FN4586 datasheet and applies directly to the HIP6018BCB. The DACOUT voltage sets both the target output and associated PGOOD/OVP thresholds, ensuring tight coordination across regulation and protection functions in the HIP6018BCB.
Does the HIP6018BCB require an external current-sense resistor for over-current protection?
No, the HIP6018BCB does not require an external current-sense resistor. It implements over-current protection by measuring the voltage drop across the upper MOSFET's rDS(ON) using the OCSET1 pin and an internal 200 µA current source. This method eliminates the need for a discrete sense resistor, reducing component count and PCB area while maintaining accurate peak-current trip points. The HIP6018BCB datasheet confirms this architecture on page 1 and in the Functional Pin Description section.
What are the output voltage tolerances for each rail of the HIP6018BCB?
The HIP6018BCB specifies ±1% static regulation for the PWM core output over temperature, and ±2.5% regulation for both the 2.5V linear regulator (VOUT2) and the 1.5V linear controller output (VOUT3) over temperature. These values are confirmed in the "Features" section (page 1) and Electrical Specifications table (page 4) of the FN4586 datasheet. All three outputs are independently monitored, and the PGOOD signal asserts only when all meet their respective tolerance and sequencing thresholds in the HIP6018BCB.
Can the HIP6018BCB be used in new designs today?
The HIP6018BCB is marked "NOT RECOMMENDED FOR NEW DESIGNS" in its official datasheet (FN4586 Rev 3.00, page 1), with no recommended replacement provided by Intersil. It remains viable for legacy system repair, second-source procurement, or life-extension programs where exact form-fit-function compatibility with existing Pentium II/III-era motherboards is required. For new designs, modern alternatives like the ISL6522CBZ or Renesas ISL9581x series should be evaluated, but they do not replicate the HIP6018BCB's triple-output + VID architecture.
What package type and lead finish does the HIP6018BCB use?
The HIP6018BCB uses a 24-lead SOIC package (package drawing M24.3) with standard SnPb lead finish. Its Pb-free variant is designated HIP6018BCBZ*, which uses 100% matte tin plating and meets RoHS compliance per the ordering information table on page 1 of FN4586. Both variants share identical pinout, electrical characteristics, and thermal performance (θJA = 60°C/W), and are compatible with both SnPb and Pb-free reflow profiles as documented in the datasheet notes.
HIP6018BCB Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- -
- Package/Case:
- 24-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Topology:
- Step-Down (Buck) Synchronous (1), Linear (LDO) (2)
- Number of Outputs:
- 3
- Frequency - Switching:
- 215kHz
- Voltage/Current - Output 1:
- Controller
- Voltage/Current - Output 2:
- 2.5V, -
- Voltage/Current - Output 3:
- Controller
- w/LED Driver:
- No
- w/Supervisor:
- No
- w/Sequencer:
- No
- Voltage - Supply:
- 3.3V ~ 12V
- Operating Temperature:
- 0°C ~ 70°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 24-SOIC
HIP6018BCB FAQ
1.How can I place an order for HIP6018BCB through Aetrix?
Please submit a Request for Quotation (RFQ) for HIP6018BCB on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for HIP6018BCB reliable?
The price and inventory of HIP6018BCB are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for HIP6018BCB is usually 5 days.
3.What payment methods are accepted for HIP6018BCB?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for HIP6018BCB transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for HIP6018BCB?
HIP6018BCB orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your HIP6018BCB order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for HIP6018BCB?
For technical support, including HIP6018BCB datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your HIP6018BCB requirements.
6.How does Aetrix verify that HIP6018BCB is sourced from the original manufacturer or authorized distributors?
All HIP6018BCB products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that HIP6018BCB meets industry standards.
7.What is the process for return or replacement of HIP6018BCB?
All HIP6018BCB units undergo pre-shipment inspection (PSI). If there is an issue with HIP6018BCB, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The HIP6018BCB part is unused and in its original packaging.
Return procedure for HIP6018BCB:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
HIP6018BCB Tags

-
TPS6521905RHBR
Texas Instruments

-
MIC3385YHL-TR
Microchip Technology

-
A4402ELPTR-T
Allegro MicroSystems
-
LM26480SQ-AA/NOPB
Texas Instruments

-
A4402KLPTR-T
Allegro MicroSystems

-
BD71847AMWV-E2
ROHM Semiconductor

-
ADP5040ACPZ-1-R7
Analog Devices Inc.

-
LT3048IDC#TRPBF
Analog Devices Inc.

-
ADP5037ACPZ-R7
Analog Devices Inc.

-
XRP7714ILB-F
MaxLinear, Inc.

-
LTC3260EDE#TRPBF
Analog Devices Inc.

-
LTC3260EMSE#PBF
Analog Devices Inc.
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

