My Inquiry
My Account
Renesas HIP6019BCB-T
- Part No.:
- HIP6019BCB-T
- Manufacturer:
- Renesas
- Category:
- Voltage Regulators - Linear + Switching
- Package:
- 28-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
HIP6019BCB-T.pdf
- Description:
- IC REG QUAD BUCK/LNR SYNC 28SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:2,520
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
HIP6019BCB-T from Intersil is an advanced dual PWM and dual linear power control IC for microprocessor motherboard power regulation. It integrates two voltage-mode PWM controllers (core: 1.3–3.5V ±1%, I/O: 3.0–3.5V ±2%), one adjustable linear regulator (2.5V ±2.5%), and one linear controller (1.5V ±2.5%) in a single 28-lead SOIC package. It delivers four regulated outputs-microprocessor core, I/O, clock driver, and GTL bus-for ATX/PS2-based computer systems.
For engineers reviewing the HIP6019BCB-T datasheet, HIP6019BCB-T pinout, HIP6019BCB-T application, or HIP6019BCB-T equivalent, key selection criteria include its Intel-compatible 5-bit VID DAC (0.05V/0.1V steps), MOSFET rDS(ON)-based over-current sensing, 200 kHz programmable oscillator (50–1000 kHz), ±1% core regulation accuracy, and integrated fault logic with PGOOD and FAULT/RT reporting.
Technical Context
The HIP6019BCB-T implements voltage-mode PWM control with high-bandwidth error amplifiers (15 MHz GBWP, 6 V/µs slew rate) and full 0–100% duty-cycle capability. Its dual PWM channels operate independently: PWM1 drives a synchronous-rectified buck for core voltage using UGATE1/LGATE1/PHASE1; PWM2 controls a standard buck for I/O voltage via UGATE2/PHASE2.
It embeds a TTL-compatible 5-bit DAC (VID0–VID4) that sets both the core output voltage and associated OVP/PGOOD thresholds. The linear regulator (VOUT4) and linear controller (GATE3/FB3) use internal reference (1.265 V) and soft-start–clamped reference inputs to coordinate controlled ramp-up across all four outputs during startup.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Output Voltage Range | 1.3V–3.5V in 0.05V (1.3–2.05V) or 0.1V (2.1–3.5V) steps; set by VID0–VID4 for Intel-compatible microprocessor core supply. |
| I/O Output Voltage Range | 3.0V–3.5V user-adjustable via resistor divider on FB2; ±2% regulation over temperature ensures stable system bus power. |
| Linear Regulator Output | 2.5V ±2.5% at up to 230 mA (VOUT4 pin); powers clock driver circuits with internal pass device and FB4 feedback. |
| Linear Controller Output | 1.5V ±2.5% via external N-channel MOSFET (GATE3 drive); regulates GTL bus with FB3 feedback and under-voltage monitoring. |
| Oscillator Frequency | 200 kHz nominal (±15%); programmable from 50 kHz to 1 MHz via RT resistor on FAULT/RT pin for EMI optimization and layout flexibility. |
| Over-Current Sensing | rDS(ON)-based, no sense resistor required; OC trip set by ROCSET × IOCSET (200 µA) for each PWM channel. |
| Power Good Logic | Single open-collector PGOOD asserts high only when core is within ±10% of DAC setting AND all other outputs exceed under-voltage thresholds. |
Pinout & Package
Package: 28-lead SOIC (M28.3), RoHS-compliant, rated for 0°C to +70°C ambient operation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC (28) | Bias supply input | +12V ±10% bias rail powering gate drivers, internal logic, and DAC; also supplies gate charge for all controlled MOSFETs. |
| UGATE1 (27), UGATE2 (1) | Upper MOSFET gate drive | High-side gate drivers capable of 1 A source / 1.7–3.5 Ω sink; drive Q1 (core) and Q3 (I/O) in buck topologies. |
| LGATE1 (25) | Lower MOSFET gate drive | Synchronous rectifier gate driver (1 A source / 1.4–3.0 Ω sink) for Q2 in core synchronous buck. |
| GATE3 (18) | Linear controller gate drive | Drives external N-channel MOSFET (Q4) for GTL bus regulation; supports adjustable 1.5V output. |
| VSEN1 (22), VSEN2 (15) | PWM output voltage sense | Monitor core (VOUT1) and I/O (VOUT2) voltages for PGOOD assertion and 115% over-voltage protection (VSEN1) or 4.3V OVP (VSEN2). |
| FB1 (21), FB2 (10), FB3 (19), FB4 (14) | Feedback inputs | Inverting inputs of error amplifiers: FB1/FB2 for PWM loops; FB3 for linear controller; FB4 for linear regulator (2.5V). |
| VID0–VID4 (3–7) | DAC digital inputs | TTL-compatible 5-bit interface setting DACOUT reference; determines core voltage, PGOOD window, and OVP threshold. |
| SS (12) | Soft-start timing | 11 µA current source charges external capacitor to control coordinated ramp-up of all four outputs; <1.0V forces shutdown. |
| PGOOD (8) | System status output | Open-collector signal pulled low if core deviates >±10% from DAC setting OR any output falls below UV threshold. |
| FAULT/RT (13) | Fault reporting & frequency adjust | Open-drain FAULT output pulled to VCC during OVP/OC; also sets oscillator frequency via RT-to-GND or RT-to-VCC resistor. |
Key Features
| Feature | Design Value |
|---|---|
| Four-output integration | Eliminates need for discrete controllers: core (PWM1), I/O (PWM2), clock (linear reg), GTL bus (linear ctrl) in one SOIC. |
| rDS(ON)-based current sensing | Removes external current-sense resistors from both PWM channels, reducing BOM cost, board space, and power loss. |
| Coordinated soft-start | Single SS pin controls synchronized ramp-up of all four outputs, preventing sequencing conflicts and inrush current spikes. |
| Integrated fault logic | Three-fault counter disables all outputs after sustained OC or immediate latch on OVP; FAULT/RT pin signals condition to host. |
| VID-programmable core voltage | Hardware-level 5-bit DAC enables dynamic core voltage adjustment without software or external DAC, supporting multiple CPU SKUs. |
Applications
| Desktop Motherboard Core Power | ATX PS2-Based I/O Regulation |
|---|---|
|
Use Scenario: Full ATX motherboard supplying Intel Pentium III/IV-class processors requiring dynamically adjustable core voltage and strict sequencing. IC Role / Device Role / Timing Role: HIP6019BCB-T acts as primary power controller-regulating core (VOUT1), I/O (VOUT2), clock (VOUT4), and GTL bus (VOUT3) simultaneously. Use Value: Single-chip solution reduces component count by >40% vs. discrete controllers while enabling VID-based voltage scaling and coordinated soft-start. |
Use Scenario: Low-cost desktop PC motherboard where 3.3V I/O rail must meet ±2% regulation across load and temperature without external trimming. IC Role / Device Role / Timing Role: HIP6019BCB-T's second PWM channel (PWM2) delivers precision 3.0–3.5V output with voltage-mode control and fast transient response. Use Value: Eliminates need for separate 3.3V controller IC and external DAC; FB2 feedback loop achieves ±2% accuracy without calibration. |
| Embedded Clock Driver Supply | GTL Bus Voltage Control |
|
Use Scenario: High-speed clock distribution circuit requiring clean, low-noise 2.5V supply for clock buffer ICs with tight tolerance. IC Role / Device Role / Timing Role: HIP6019BCB-T's integrated linear regulator (VOUT4) provides 2.5V ±2.5% at up to 230 mA with internal pass device and FB4 feedback. Use Value: Replaces discrete LDO + external components; internal reference (1.265 V) and soft-start clamping ensure monotonic rise without undershoot. |
Use Scenario: GTL+ signaling interface on server or workstation motherboards needing stable 1.5V supply with over-current protection. IC Role / Device Role / Timing Role: HIP6019BCB-T's linear controller drives external N-MOSFET (Q4) to deliver 1.5V ±2.5% with FB3-set feedback and under-voltage fault detection. Use Value: Enables scalable GTL bus design-external FET handles higher current than integrated regulators while maintaining tight regulation. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar multi-rail power control applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| HIP6018BCB-T | Single PWM + dual linear; lacks second PWM channel and VID DAC; no core voltage programming. | Suitable only for simpler systems requiring fixed-core or non-VID CPUs; cannot replace HIP6019BCB-T in VID-based designs. | Select only if core voltage is fixed and I/O rail is not required-reduces functionality but lowers cost and complexity. |
| ISL6522CBZ-T | Dual PWM + triple linear; includes 6-bit VID DAC (0.025V steps), higher accuracy (±0.8% core), and enhanced thermal monitoring. | Targets newer Pentium 4/Core platforms with tighter voltage tolerances and thermal throttling requirements. | Choose for next-generation designs needing finer core granularity and improved thermal safety; not drop-in compatible due to pinout and VID mapping differences. |
Compared with HIP6018BCB-T, HIP6019BCB-T adds VID-programmable core control and dual PWM capability essential for modern CPUs; versus ISL6522CBZ-T, it offers lower cost and proven compatibility with legacy Pentium III-era platforms but lacks 6-bit resolution and thermal fault reporting.
Availability
HIP6019BCB-T is available at Aetrix Electronics and suitable for desktop motherboard power regulation, ATX/PS2-based distributed power supplies, and embedded computing platforms requiring stable, multi-rail voltage control with coordinated sequencing.
Supply support for HIP6019BCB-T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Intersil Corporation (now part of Renesas Electronics) is a semiconductor company specializing in power management, precision analog, and interface ICs for computing, industrial, and communications markets.
The HIP6019B product line was designed specifically for high-performance microprocessor motherboard power control-integrating dual PWM, dual linear regulation, VID DAC, and fault protection into a single SOIC package for cost-sensitive PC platforms.
FAQ
What is the core voltage range supported by the HIP6019BCB-T?
The HIP6019BCB-T supports a core output voltage range of 1.3VDC to 3.5VDC, programmed via its 5-bit VID interface (VID0–VID4). Within 1.3V–2.05V, steps are 0.05V; from 2.1V–3.5V, steps are 0.1V. This range directly targets Intel Pentium III/IV processor core supply requirements, and the DACOUT reference also sets the ±10% PGOOD window and 115% over-voltage protection threshold for the HIP6019BCB-T.
How does the HIP6019BCB-T implement over-current protection without a sense resistor?
The HIP6019BCB-T uses the upper MOSFET's rDS(ON) as the current-sensing element. An internal 200 µA current source (IOCSET) develops a voltage across an external ROCSET resistor; when the voltage drop across the upper MOSFET (ID × rDS(ON)) exceeds this voltage, the over-current comparator trips. This method eliminates the need for a dedicated current-sense resistor in either PWM channel, reducing power loss and PCB area-confirmed in the HIP6019BCB-T datasheet Figure 9 and Electrical Specifications table.
Can the HIP6019BCB-T regulate all four outputs simultaneously during startup?
Yes-the HIP6019BCB-T coordinates all four outputs (core, I/O, clock, GTL) using a single soft-start (SS) pin. An internal 11 µA current source charges an external capacitor, and the error amplifier references for all regulators are clamped proportionally to the SS voltage. This ensures monotonic, sequenced ramp-up without cross-regulation issues or inrush current peaks, as detailed in the HIP6019BCB-T Functional Description and Figure 6 waveform.
What is the function of the FAULT/RT pin on the HIP6019BCB-T?
The FAULT/RT pin serves two distinct functions: (1) as an open-drain fault indicator-pulled to VCC during over-voltage or over-current events-and (2) as the oscillator frequency adjustment node, where a resistor to GND increases switching frequency (50–1000 kHz), or to VCC decreases it. Its dual role is explicitly defined in the HIP6019BCB-T datasheet Absolute Maximum Ratings, Electrical Specifications, and Functional Pin Description sections.
Is the HIP6019BCB-T RoHS compliant and what is its temperature rating?
Yes-the HIP6019BCB-T is RoHS compliant and available in Pb-free packaging (e.g., HIP6019BCBZ-T). Its specified operating ambient temperature range is 0°C to +70°C, with junction temperature rated up to +125°C and maximum storage temperature of –65°C to +150°C. These ratings are confirmed in the HIP6019BCB-T datasheet Absolute Maximum Ratings and Operating Conditions tables.
HIP6019BCB-T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- -
- Package/Case:
- 28-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Topology:
- Step-Down (Buck) Synchronous (2), Linear (LDO) (2)
- Number of Outputs:
- 4
- Frequency - Switching:
- 215kHz
- Voltage/Current - Output 1:
- Controller
- Voltage/Current - Output 2:
- Controller
- Voltage/Current - Output 3:
- Controller
- w/LED Driver:
- No
- w/Supervisor:
- No
- w/Sequencer:
- No
- Voltage - Supply:
- 5V ~ 12V
- Operating Temperature:
- 0°C ~ 70°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 28-SOIC
HIP6019BCB-T FAQ
1.How can I place an order for HIP6019BCB-T through Aetrix?
Please submit a Request for Quotation (RFQ) for HIP6019BCB-T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for HIP6019BCB-T reliable?
The price and inventory of HIP6019BCB-T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for HIP6019BCB-T is usually 5 days.
3.What payment methods are accepted for HIP6019BCB-T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for HIP6019BCB-T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for HIP6019BCB-T?
HIP6019BCB-T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your HIP6019BCB-T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for HIP6019BCB-T?
For technical support, including HIP6019BCB-T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your HIP6019BCB-T requirements.
6.How does Aetrix verify that HIP6019BCB-T is sourced from the original manufacturer or authorized distributors?
All HIP6019BCB-T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that HIP6019BCB-T meets industry standards.
7.What is the process for return or replacement of HIP6019BCB-T?
All HIP6019BCB-T units undergo pre-shipment inspection (PSI). If there is an issue with HIP6019BCB-T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The HIP6019BCB-T part is unused and in its original packaging.
Return procedure for HIP6019BCB-T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
HIP6019BCB-T Tags
-
TPS6521905RHBR
Texas Instruments
-
MIC3385YHL-TR
Microchip Technology
-
A4402ELPTR-T
Allegro MicroSystems
-
LM26480SQ-AA/NOPB
Texas Instruments
-
A4402KLPTR-T
Allegro MicroSystems
-
BD71847AMWV-E2
ROHM Semiconductor
-
ADP5040ACPZ-1-R7
Analog Devices Inc.
-
LT3048IDC#TRPBF
Analog Devices Inc.
-
ADP5037ACPZ-R7
Analog Devices Inc.
-
XRP7714ILB-F
MaxLinear, Inc.
-
LTC3260EDE#TRPBF
Analog Devices Inc.
-
LTC3260EMSE#PBF
Analog Devices Inc.
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
