Renesas HIP6019BCBZ
- Part No.:
- HIP6019BCBZ
- Manufacturer:
- Renesas
- Category:
- Voltage Regulators - Linear + Switching
- Package:
- 28-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
HIP6019BCBZ.pdf
- Description:
- IC REG QUAD BUCK/LNR SYNC 28SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:1,409
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
HIP6019BCBZ from Intersil is an advanced dual PWM and dual linear power controller IC for microprocessor motherboard power regulation. It integrates two voltage-mode PWM controllers (core and I/O), one linear regulator (2.5V clock supply), and one linear controller (1.5V GTL bus), all in a 28-lead SOIC package. Key confirmed parameters: ±1% core output regulation, 200kHz free-running oscillator (50–1000kHz programmable), 5-bit TTL DAC (1.3–3.5V core voltage selection), and MOSFET rDS(ON)-based over-current sensing.
For engineers reviewing the HIP6019BCBZ datasheet, HIP6019BCBZ pinout, HIP6019BCBZ application, or HIP6019BCBZ equivalent, this page delivers verified technical context, exact pin functions, real-world motherboard use cases, and validated alternative options - all grounded in the official FN4587 Rev 1.00 datasheet and Intersil's product documentation.
Technical Context
The HIP6019BCBZ implements voltage-mode control with high-bandwidth error amplifiers (15MHz GBWP, 6V/µs slew rate) and full 0–100% duty-cycle capability. Its dual PWM architecture uses synchronous rectification for the core rail (VOUT1) and standard buck topology for the 3.3V I/O rail (VOUT2), while independent linear blocks regulate VOUT3 (1.5V GTL) and VOUT4 (2.5V clock).
Core voltage is set via a 5-bit VID interface (VID0–VID4) driving an internal DAC with ±1% accuracy; I/O voltage is resistor-adjustable between 3.0–3.5V (±2%). Over-current protection eliminates external sense resistors by monitoring upper MOSFET rDS(ON) with 200µA current sources on OCSET1/OCSET2 pins, and over-voltage protection triggers at 115% of DACOUT for VOUT1.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Output Regulation | ±1% over temperature - ensures stable microprocessor core voltage under thermal stress. |
| I/O Output Regulation | ±2% over temperature - maintains reliable 3.3V supply for memory and peripheral interfaces. |
| Linear Regulator Output | 2.5V ±2.5% - powers clock driver circuits with integrated pass device and 230mA max load. |
| Linear Controller Output | 1.5V ±2.5% - drives external N-channel MOSFET for GTL bus termination. |
| Oscillator Frequency | 200kHz nominal, programmable 50–1000kHz via RT resistor - enables EMI optimization and inductor size trade-offs. |
| DAC Voltage Range | 1.3V–3.5V in 0.05V (1.3–2.05V) and 0.1V (2.1–3.5V) steps - supports Intel-compatible core voltage scaling. |
| Power Good Logic | Single open-collector PGOOD asserts when core is within ±10% of DAC setting and other rails exceed UV thresholds - simplifies system power sequencing. |
Pinout & Package
Package: 28-lead SOIC (M28.3), RoHS-compliant Pb-free finish, 0°C to +70°C operating range.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VSEN1, VSEN2 | PWM output voltage sense inputs | Feed back VOUT1 and VOUT2 to PGOOD comparator and over-voltage protection circuitry. |
| OCSET1, OCSET2 | Over-current threshold programming inputs | Set trip point using ROCSET resistor and internal 200µA current source; OCSET1 doubles as FAULT open-drain output. |
| VID0–VID4 | 5-bit DAC input pins | Program core voltage reference (DACOUT) from 1.3V to 3.5V; internally pulled up to +5V. |
| UGATE1, UGATE2, LGATE1 | PWM gate drivers | Drive upper MOSFET gates (Q1/Q3) and lower synchronous MOSFET gate (Q2); 1A source/1.7Ω sink capability. |
| GATE3 | Linear controller gate drive | Drives external N-channel MOSFET for 1.5V GTL bus regulation. |
| FB3, FB4 | Linear feedback inputs | Resistor-divider inputs setting VOUT3 (GTL) and VOUT4 (clock) outputs; referenced to 1.265V internal reference. |
| SS | Soft-start timing input | Capacitor-to-ground sets soft-start interval; internal 11µA current source ramps voltage from 1V to 4V. |
| FAULT/RT | Fault reporting & frequency adjustment | Open-drain fault signal; resistor-to-GND or VCC programs oscillator frequency per datasheet equations. |
Key Features
| Feature | Design Value |
|---|---|
| Four integrated regulated outputs | Eliminates need for separate controllers for CPU core, I/O, clock, and GTL bus - reduces BOM count and PCB area. |
| rDS(ON)-based over-current sensing | Removes external current-sense resistors, lowering power loss and board cost while maintaining accurate peak-current detection. |
| TTL-compatible 5-bit VID interface | Enables seamless integration with Intel-compatible microprocessors requiring dynamic core voltage scaling without level-shifting. |
| Single Power Good (PGOOD) signal | Reduces system-level monitoring complexity by consolidating four-rail status into one open-collector output. |
| Voltage-mode PWM control | Provides predictable loop compensation, fast transient response, and stable operation across wide load and input ranges. |
Applications
| Desktop Motherboard Core Regulation | ATX Power Supply I/O Rail Control |
|---|---|
Use Scenario: Regulating microprocessor core voltage on x86-based desktop motherboards with PS/2 or ATX power inputs. IC Role / Device Role / Timing Role: HIP6019BCBZ acts as primary power controller, managing synchronous-buck conversion for VOUT1 using VID-programmed DACOUT reference. Use Value: Delivers ±1% core voltage accuracy across temperature, enabling stable CPU operation at frequencies up to 2GHz with dynamic VID stepping. |
Use Scenario: Generating tightly regulated 3.3V supply for memory modules, PCI slots, and chipset I/O on legacy PC motherboards. IC Role / Device Role / Timing Role: HIP6019BCBZ second PWM controller regulates VOUT2 via resistor-programmable feedback, synchronized to same oscillator. Use Value: Achieves ±2% regulation without external DAC, supporting JEDEC-compliant 3.3V I/O interfaces with minimal component count. |
| System Clock Driver Power | GTL Bus Termination Supply |
Use Scenario: Providing clean, low-noise 2.5V supply to clock generator ICs and PLL circuits in high-speed computing systems. IC Role / Device Role / Timing Role: HIP6019BCBZ linear regulator (VOUT4) supplies up to 230mA with internal pass device and dedicated FB4 feedback. Use Value: Delivers 2.5V ±2.5% with low ripple, ensuring jitter-free clock distribution critical for DDR and AGP timing margins. |
Use Scenario: Powering GTL+ bus termination networks in Pentium II/III-era server and workstation platforms. IC Role / Device Role / Timing Role: HIP6019BCBZ linear controller drives external N-MOSFET to deliver 1.5V ±2.5% to GTL bus lines. Use Value: Enables precise 1.5V regulation matching GTL specification, minimizing signal reflections and improving noise margin on 66MHz+ buses. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar multi-rail power controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| HIP6019CBZ | Same die, non-Pb-free SOIC variant; identical electrical specs and pinout but SnPb terminations. | Compatible in legacy manufacturing with SnPb solder reflow profiles; not RoHS-compliant. | Select HIP6019CBZ only if Pb-free compliance is not required and SnPb assembly is used. |
| ISL6522CRZ | Single-core PWM + dual linear controller; lacks second PWM channel and VID DAC; 24-pin QFN package. | Suitable for simpler designs needing only core + clock + GTL rails; no native 3.3V I/O PWM support. | Choose ISL6522CRZ when I/O rail is supplied externally or via discrete regulator, reducing system complexity. |
Compared with HIP6019BCBZ, HIP6019CBZ offers identical functionality with SnPb finish for legacy production, while ISL6522CRZ provides partial feature overlap in smaller footprint but omits the critical second PWM channel needed for integrated 3.3V I/O regulation.
Availability
HIP6019BCBZ is available at Aetrix Electronics and suitable for desktop motherboard design, ATX power subsystem integration, and legacy industrial computing platforms requiring stable component supply with long-term lifecycle support.
Supply support for HIP6019BCBZ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Intersil Corporation (now part of Renesas Electronics) is a semiconductor manufacturer specializing in precision analog, power management, and interface ICs for computing, industrial, and communications markets.
The HIP6019B family was designed specifically for full motherboard power regulation in high-performance x86 systems, integrating multiple voltage domains into a single controller to reduce system cost and improve power delivery accuracy.
FAQ
What is the core voltage range supported by the HIP6019BCBZ?
The HIP6019BCBZ supports a core voltage range of 1.3VDC to 3.5VDC via its 5-bit TTL-compatible DAC. Within 1.3V–2.05V, it adjusts in 0.05V increments; from 2.1V–3.5V, it uses 0.1V steps. This range is explicitly defined in Table 1 of the FN4587 datasheet and applies directly to the HIP6019BCBZ variant.
Does the HIP6019BCBZ require external current-sense resistors for over-current protection?
No. The HIP6019BCBZ implements MOSFET rDS(ON)-based over-current sensing using internal 200µA current sources on OCSET1 and OCSET2 pins. As confirmed in the Functional Pin Description and Figure 9 of the datasheet, this eliminates external sense resistors while maintaining accurate peak-current detection for both PWM channels.
What is the function of the FAULT/RT pin on the HIP6019BCBZ?
The FAULT/RT pin on the HIP6019BCBZ serves dual roles: it programs the oscillator frequency via an external resistor (RT) to GND or VCC, and acts as an open-drain fault indicator. During over-voltage or over-current events, the pin is pulled to VCC potential, as documented in the Absolute Maximum Ratings and Fault Protection sections of the FN4587 datasheet.
Can the HIP6019BCBZ regulate both core and I/O voltages simultaneously?
Yes. The HIP6019BCBZ integrates two independent PWM controllers: PWM1 regulates the microprocessor core voltage (VOUT1) using synchronous rectification, and PWM2 regulates the 3.3V I/O voltage (VOUT2) using standard buck topology. Both operate concurrently from shared VCC and oscillator resources, as shown in the Block Diagram (Figure 1) and Simplified Power System Diagram (Figure 2).
What is the maximum output current capability of the HIP6019BCBZ's integrated linear regulator?
The HIP6019BCBZ's integrated linear regulator (VOUT4) delivers up to 230mA, as specified in the Electrical Specifications table under "Over-Current Protection" and confirmed in the Functional Pin Description for Pin 16 (VOUT4). This current rating applies to the 2.5V ±2.5% output used for clock driver circuits.
HIP6019BCBZ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- -
- Package/Case:
- 28-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Topology:
- Step-Down (Buck) Synchronous (2), Linear (LDO) (2)
- Number of Outputs:
- 4
- Frequency - Switching:
- 215kHz
- Voltage/Current - Output 1:
- Controller
- Voltage/Current - Output 2:
- Controller
- Voltage/Current - Output 3:
- Controller
- w/LED Driver:
- No
- w/Supervisor:
- No
- w/Sequencer:
- No
- Voltage - Supply:
- 5V ~ 12V
- Operating Temperature:
- 0°C ~ 70°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 28-SOIC
HIP6019BCBZ FAQ
1.How can I place an order for HIP6019BCBZ through Aetrix?
Please submit a Request for Quotation (RFQ) for HIP6019BCBZ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for HIP6019BCBZ reliable?
The price and inventory of HIP6019BCBZ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for HIP6019BCBZ is usually 5 days.
3.What payment methods are accepted for HIP6019BCBZ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for HIP6019BCBZ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for HIP6019BCBZ?
HIP6019BCBZ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your HIP6019BCBZ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for HIP6019BCBZ?
For technical support, including HIP6019BCBZ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your HIP6019BCBZ requirements.
6.How does Aetrix verify that HIP6019BCBZ is sourced from the original manufacturer or authorized distributors?
All HIP6019BCBZ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that HIP6019BCBZ meets industry standards.
7.What is the process for return or replacement of HIP6019BCBZ?
All HIP6019BCBZ units undergo pre-shipment inspection (PSI). If there is an issue with HIP6019BCBZ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The HIP6019BCBZ part is unused and in its original packaging.
Return procedure for HIP6019BCBZ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
HIP6019BCBZ Tags

-
TPS6521905RHBR
Texas Instruments

-
MIC3385YHL-TR
Microchip Technology

-
A4402ELPTR-T
Allegro MicroSystems
-
LM26480SQ-AA/NOPB
Texas Instruments

-
A4402KLPTR-T
Allegro MicroSystems

-
BD71847AMWV-E2
ROHM Semiconductor

-
ADP5040ACPZ-1-R7
Analog Devices Inc.

-
LT3048IDC#TRPBF
Analog Devices Inc.

-
ADP5037ACPZ-R7
Analog Devices Inc.

-
XRP7714ILB-F
MaxLinear, Inc.

-
LTC3260EDE#TRPBF
Analog Devices Inc.

-
LTC3260EMSE#PBF
Analog Devices Inc.
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

