My Inquiry
My Account
Renesas HIP6019BCBZ-T
- Part No.:
- HIP6019BCBZ-T
- Manufacturer:
- Renesas
- Category:
- Voltage Regulators - Linear + Switching
- Package:
- 28-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
HIP6019BCBZ-T.pdf
- Description:
- IC REG QUAD BUCK/LNR SYNC 28SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:2,484
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
HIP6019BCBZ-T from Intersil is an advanced dual PWM and dual linear power control IC for microprocessor motherboard power regulation. It integrates two voltage-mode PWM controllers (core and I/O), one linear controller (GTL bus), and one linear regulator (clock driver), delivering four regulated outputs: 1.3–3.5V core, 3.0–3.5V I/O, 1.5V GTL, and 2.5V clock supply - all in a single 28-lead SOIC package with ±1% core regulation accuracy and Intel-compatible 5-bit VID interface.
For engineers reviewing the HIP6019BCBZ-T datasheet, HIP6019BCBZ-T pinout, HIP6019BCBZ-T application, or HIP6019BCBZ-T equivalent, this page provides verified technical context, real-world timing and protection behavior, confirmed pin functions, validated alternative options for legacy motherboard designs, and supply-chain support for industrial embedded upgrades requiring stable sourcing of end-of-life power controllers.
Technical Context
The HIP6019BCBZ-T implements voltage-mode PWM control with high-bandwidth error amplifiers (15 MHz GBWP, 6 V/μs slew rate) and supports full 0%–100% duty cycle operation. Its dual PWM architecture uses synchronous rectification for the core rail (UGATE1/LGATE1/PHASE1) and standard buck topology for the I/O rail (UGATE2/PHASE2), both driven by a programmable 50–1000 kHz oscillator via FAULT/RT pin.
Core voltage is set via TTL-compatible 5-bit VID inputs (VID0–VID4), enabling 0.05 V steps from 1.3–2.05 V and 0.1 V steps from 2.1–3.5 V; DACOUT directly sets PGOOD and over-voltage thresholds (115% DACOUT trip). Over-current protection eliminates external sense resistors by monitoring upper MOSFET rDS(ON) with internal 200 μA current sources on OCSET1/OCSET2 pins.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Output Voltage Range | 1.3 V to 3.5 V in 0.05 V (1.3–2.05 V) or 0.1 V (2.1–3.5 V) steps - enables precise Intel-compatible microprocessor core voltage programming |
| I/O Output Voltage Range | 3.0 V to 3.5 V user-adjustable via feedback resistor - supports ATX-compliant 3.3 V rail with ±2% regulation over temperature |
| Linear Regulator Output | 2.5 V ±2.5% at up to 230 mA - powers clock driver circuits without external pass device |
| Linear Controller Output | 1.5 V ±2.5% via external N-channel MOSFET - supplies GTL bus with adjustable output and under-voltage fault detection |
| Oscillator Frequency | 200 kHz free-running; programmable 50–1000 kHz via RT resistor - allows optimization of efficiency vs. size in compact motherboard layouts |
| Over-Voltage Protection | 115% DACOUT for core (VSEN1); 4.3 V ±0.2 V for I/O (VSEN2) - prevents damage from upper MOSFET short using lower MOSFET clamping |
| Power Good Logic | Single open-collector PGOOD asserts when core is within ±10% DACOUT and all other rails exceed under-voltage thresholds - simplifies system reset sequencing |
Pinout & Package
Package: 28-lead SOIC (M28.3), RoHS-compliant matte tin finish, rated for 0°C to 70°C ambient operation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC (Pin 28) | Bias supply input | Accepts +12 V ±10% bias; powers all gate drivers and internal circuitry - must be decoupled with low-ESR capacitor near pin |
| UGATE1 / UGATE2 (Pins 27 / 1) | Upper MOSFET gate drive | High-current source/sink drivers (1 A source, ~1.7 Ω sink) for synchronous (Q1) and standard (Q3) buck upper switches |
| LGATE1 (Pin 25) | Lower MOSFET gate drive | Drives synchronous rectifier Q2; complements UGATE1 for core buck stage - requires tight layout to minimize shoot-through risk |
| PHASE1 / PHASE2 (Pins 26 / 2) | Switch node sensing | Monitors upper MOSFET source voltage to enable rDS(ON)-based over-current detection - connects directly to Q1/Q3 source terminals |
| VID0–VID4 (Pins 7–3) | Digital core voltage select | TTL-compatible 5-bit input to internal DAC; sets DACOUT reference (1.3–3.5 V) and defines core PGOOD/OVP thresholds |
| FB1 / FB2 / FB3 / FB4 (Pins 21 / 10 / 19 / 14) | Feedback inputs | Inverting inputs to PWM1/PWM2 error amps and linear controller/regulator - connect to resistor dividers for output voltage setting |
| PGOOD (Pin 8) | System status output | Open-collector signal pulled low if core deviates >±10% from DACOUT or any rail falls below UV threshold - used for CPU reset assertion |
| FAULT/RT (Pin 13) | Oscillator control & fault reporting | Resistor-to-GND sets frequency; pulled to VCC during OVP/OC fault - provides single-pin frequency tuning and fault indication |
Key Features
| Feature | Design Value |
|---|---|
| Four integrated regulated outputs | Eliminates need for discrete controllers: core (PWM1), I/O (PWM2), GTL bus (linear controller), clock (linear regulator) |
| rDS(ON)-based over-current protection | Removes current-sense resistors from both PWM channels - reduces BOM cost and PCB area while maintaining accurate peak-current limiting |
| Programmable soft-start | 11 μA internal current source charges external CSS capacitor - enables controlled ramp-up of all four outputs with coordinated sequencing |
| Intel-compatible VID interface | 5-bit TTL inputs (VID0–VID4) with internal 10 μA pull-ups - supports dynamic core voltage scaling and compatibility with Pentium II/III-era processors |
| Single Power Good output | Asserts only when core is within ±10% DACOUT AND all other rails exceed UV thresholds - ensures reliable system boot before CPU release |
Applications
| Microprocessor Core Power Supply | Computer I/O Voltage Regulation |
|---|---|
Use Scenario: Regulating voltage for Intel Pentium II/III-class CPUs requiring dynamically adjustable core voltage between 1.3 V and 3.5 V. IC Role / Device Role / Timing Role: HIP6019BCBZ-T acts as the primary core PWM controller with synchronous rectification, VID decoding, and fast transient response. Use Value: Enables precise 0.05 V/0.1 V core voltage steps matching processor VID tables, ±1% static regulation, and 115% over-voltage clamping to protect against MOSFET failure. |
Use Scenario: Generating stable 3.3 V supply for PCI slots, chipset I/O, and memory interfaces on legacy ATX motherboards. IC Role / Device Role / Timing Role: HIP6019BCBZ-T's second PWM channel operates as a standard buck controller with adjustable feedback network. Use Value: Delivers ±2% regulation across temperature, 200 kHz switching (reducible to 50 kHz for low-noise applications), and integrated over-voltage/over-current protection. |
| GTL Bus Power Delivery | System Clock Driver Supply |
Use Scenario: Providing clean, low-noise 1.5 V supply to GTL+ bus transceivers in high-speed front-side bus implementations. IC Role / Device Role / Timing Role: HIP6019BCBZ-T's linear controller drives external N-channel MOSFET to regulate GTL voltage with fast load-step response. Use Value: Achieves ±2.5% regulation with under-voltage lockout, eliminating need for separate LDO and reducing thermal stress on motherboard VRMs. |
Use Scenario: Powering clock generator ICs (e.g., ICS-series) requiring tightly regulated 2.5 V with low ripple and fast startup. IC Role / Device Role / Timing Role: HIP6019BCBZ-T's integrated linear regulator delivers up to 230 mA at 2.5 V ±2.5% without external pass transistor. Use Value: Reduces component count and improves reliability versus discrete LDO solutions while supporting coordinated soft-start with other rails. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar multi-rail motherboard power control applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| HIP6019ACBZ-T | Legacy predecessor with identical pinout but wider core voltage tolerance (±1.5% vs. ±1%) and no Pb-free option in original release | Compatible with same VID codes and motherboard layouts; lacks RoHS compliance and updated thermal specs | Select only for exact drop-in replacement in pre-2005 designs where Pb-free is not required and tighter regulation is unnecessary |
| ISL6522CBZ-T | Successor dual PWM controller with enhanced 0.8–2.5 V core range, 300 kHz base frequency, and improved light-load efficiency | Requires VID reconfiguration and minor compensation changes; supports newer Pentium 4 processors but lacks integrated linear regulator | Choose for upgrade paths needing higher efficiency and broader core voltage range, accepting redesign of linear rail circuitry |
Compared with HIP6019BCBZ-T, HIP6019ACBZ-T offers identical functionality without RoHS compliance or tightened regulation, while ISL6522CBZ-T provides modern performance at the cost of losing integrated linear regulation - making HIP6019BCBZ-T uniquely suited for complete 4-rail legacy motherboard replacements.
Availability
HIP6019BCBZ-T is available at Aetrix Electronics and suitable for legacy motherboard repair, industrial PC refurbishment, and embedded computing upgrades requiring stable component supply of discontinued Intersil power controllers.
Supply support for HIP6019BCBZ-T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Intersil Corporation was a U.S.-based semiconductor company specializing in precision analog and power management ICs, acquired by Renesas Electronics in 2017.
The HIP6019B product line was designed specifically for full motherboard power regulation in mid-1990s to early-2000s desktop computers, integrating multiple voltage rails and protection logic into a single SOIC package to reduce complexity and improve reliability.
FAQ
What is the core voltage adjustment resolution supported by the HIP6019BCBZ-T?
The HIP6019BCBZ-T supports two core voltage step sizes via its 5-bit VID interface: 0.05 V increments from 1.3 V to 2.05 V, and 0.1 V increments from 2.1 V to 3.5 V. This matches Intel Pentium II/III processor VID tables and enables precise dynamic voltage scaling. The DACOUT reference voltage directly determines both the regulated output and associated over-voltage (115% DACOUT) and Power Good (±10% DACOUT) thresholds. HIP6019BCBZ-T does not support finer than 0.05 V steps.
Does the HIP6019BCBZ-T require external current-sense resistors for over-current protection?
No, the HIP6019BCBZ-T eliminates external current-sense resistors by using the upper MOSFET's rDS(ON) for over-current detection on both PWM channels. An internal 200 μA current source on OCSET1 and OCSET2 pins develops a voltage across an external ROCSET resistor, which is compared to the voltage drop across the upper MOSFET (ID × rDS(ON)). This method reduces component count, PCB area, and power loss. HIP6019BCBZ-T relies entirely on this rDS(ON)-based scheme for PWM over-current protection.
How does the HIP6019BCBZ-T handle power sequencing across its four regulated outputs?
The HIP6019BCBZ-T implements coordinated soft-start using a single SS pin and internal 11 μA current source. All four outputs ramp in sequence: first the 3.3 V I/O rail, then the 2.5 V clock rail and 1.5 V GTL rail follow, and finally the core rail reaches regulation. The PGOOD signal asserts only after all rails exceed their under-voltage thresholds - ensuring proper CPU reset timing. HIP6019BCBZ-T does not require external sequencing controllers or complex timing networks.
Can the HIP6019BCBZ-T operate with only a +5 V input supply?
No, the HIP6019BCBZ-T requires both +5 V and +12 V input supplies: +5 V powers the PWM converters' high-side gate drivers and OCSET comparators, while +12 V powers the VCC bias rail that supplies all internal circuitry and gate drivers. The datasheet specifies VCC = +12 V ±10% and notes that OCSET1 monitors +5 VIN. Operating HIP6019BCBZ-T with only +5 V on VCC will cause functional failure and potential latch-up due to insufficient bias voltage.
What is the maximum output current capability of the integrated linear regulator in the HIP6019BCBZ-T?
The integrated linear regulator in the HIP6019BCBZ-T delivers up to 230 mA at 2.5 V ±2.5% across temperature. This output (VOUT4, Pin 16) is designed to power clock generator ICs and requires no external pass transistor. The regulator includes over-current protection that trips at 230 mA and under-voltage lockout on FB4. HIP6019BCBZ-T does not support higher currents or adjustable output voltages from this rail.
HIP6019BCBZ-T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- -
- Package/Case:
- 28-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Topology:
- Step-Down (Buck) Synchronous (2), Linear (LDO) (2)
- Number of Outputs:
- 4
- Frequency - Switching:
- 215kHz
- Voltage/Current - Output 1:
- Controller
- Voltage/Current - Output 2:
- Controller
- Voltage/Current - Output 3:
- Controller
- w/LED Driver:
- No
- w/Supervisor:
- No
- w/Sequencer:
- No
- Voltage - Supply:
- 5V ~ 12V
- Operating Temperature:
- 0°C ~ 70°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 28-SOIC
HIP6019BCBZ-T FAQ
1.How can I place an order for HIP6019BCBZ-T through Aetrix?
Please submit a Request for Quotation (RFQ) for HIP6019BCBZ-T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for HIP6019BCBZ-T reliable?
The price and inventory of HIP6019BCBZ-T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for HIP6019BCBZ-T is usually 5 days.
3.What payment methods are accepted for HIP6019BCBZ-T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for HIP6019BCBZ-T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for HIP6019BCBZ-T?
HIP6019BCBZ-T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your HIP6019BCBZ-T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for HIP6019BCBZ-T?
For technical support, including HIP6019BCBZ-T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your HIP6019BCBZ-T requirements.
6.How does Aetrix verify that HIP6019BCBZ-T is sourced from the original manufacturer or authorized distributors?
All HIP6019BCBZ-T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that HIP6019BCBZ-T meets industry standards.
7.What is the process for return or replacement of HIP6019BCBZ-T?
All HIP6019BCBZ-T units undergo pre-shipment inspection (PSI). If there is an issue with HIP6019BCBZ-T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The HIP6019BCBZ-T part is unused and in its original packaging.
Return procedure for HIP6019BCBZ-T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
HIP6019BCBZ-T Tags
-
TPS6521905RHBR
Texas Instruments
-
MIC3385YHL-TR
Microchip Technology
-
A4402ELPTR-T
Allegro MicroSystems
-
LM26480SQ-AA/NOPB
Texas Instruments
-
A4402KLPTR-T
Allegro MicroSystems
-
BD71847AMWV-E2
ROHM Semiconductor
-
ADP5040ACPZ-1-R7
Analog Devices Inc.
-
LT3048IDC#TRPBF
Analog Devices Inc.
-
ADP5037ACPZ-R7
Analog Devices Inc.
-
XRP7714ILB-F
MaxLinear, Inc.
-
LTC3260EDE#TRPBF
Analog Devices Inc.
-
LTC3260EMSE#PBF
Analog Devices Inc.
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
