Analog Devices Inc. HMC1032LP6GE
- Part No.:
- HMC1032LP6GE
- Manufacturer:
- Analog Devices Inc.
- Package:
- 40-VFQFN Exposed Pad
- Datasheet:
-
HMC1032LP6GE.pdf
- Description:
- IC CLOCK GEN 1:1 350MHZ 40-SMT
- Quantity:
- Payment:

- Shipping:

Inventory:3,859
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
HMC1032LP6GE from Analog Devices (formerly Hittite Microwave) is a low-noise clock generator IC with integrated fractional-N PLL and VCO, delivering differential output frequencies from 125 MHz to 350 MHz. It achieves 75 fs RMS jitter (typical at 350 MHz), -165 dBc/Hz phase noise floor, and supports up to 100 MHz phase detector rate - enabling high-precision clocking for SERDES, optical transponders, and 10G Ethernet line cards.
For engineers reviewing the HMC1032LP6GE datasheet, HMC1032LP6GE pinout, HMC1032LP6GE application, or HMC1032LP6GE equivalent, this device offers verified Exact Frequency Mode operation, 24-bit frequency resolution (~3 Hz step), built-in digital self-test, and SPI-programmable 2-bit output amplitude control - critical for jitter-sensitive timing systems requiring deterministic frequency synthesis.
Technical Context
The HMC1032LP6GE implements a fractional-N PLL architecture with a Delta-Sigma modulator and integrated RF VCO, supporting both integer and fractional feedback modes. Its charge pump operates at up to 2.54 mA with 20 µA gain step size, and the phase detector accepts reference inputs up to 350 MHz with AC coupling and 5 pF input capacitance.
It features dual supply domains: +5V for VCO core/buffer (VCC2), charge pump (VPPCP/VDDCP), and PLL analog sections; +3.3V for digital logic (DVDD3V), prescaler (VCCPS), phase detector (VCCPD), and RF/PLL buffers (VCCHF/RVDD). The device includes a 40-pin 6×6 mm QFN package with exposed ground paddle and MSL1 rating.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Frequency Range | 125–350 MHz - covers OTU2 (167.33 MHz), 10G Ethernet (156.25 MHz), SONET STS-192 (155.52 MHz), and Fibre Channel 16GFC (212.5 MHz) reference clocks. |
| RMS Phase Jitter (12 kHz–20 MHz) | 75 fs at 350 MHz - enables sub-10⁻¹² BER in high-speed serial links and meets GR-253-CORE jitter compliance. |
| Phase Noise Floor | <-165 dBc/Hz - ensures minimal close-in and broadband noise contribution to ADC sampling clocks and RF LOs. |
| Fractional Resolution | 24-bit step size (~3 Hz typical) - supports Exact Frequency Mode for zero-error synthesis of non-integer multiples of reference. |
| Max Phase Detector Rate | 100 MHz - permits wide loop bandwidths (>250 kHz) for fast lock time and effective jitter attenuation. |
| Figure of Merit (FOM) | -227 dBc/Hz (fractional mode) - industry-leading efficiency metric indicating optimal trade-off between noise and power. |
| Output Configuration | Differential RF_P/RF_N with 2-bit programmable amplitude (0.33–1.01 Vpp) and mute function - simplifies interface to FPGA/ASIC clock inputs without external termination networks. |
Pinout & Package
40-lead 6×6 mm QFN package with exposed ground paddle (RoHS-compliant, matte tin plating, MSL1). Thermal resistance junction-to-paddle is 20 °C/W. All ground leads and paddle must be soldered to PCB RF ground per Hittite Application Note land pattern guidance.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2, 5, 6, 8, 9, 11–14, 18–22, 24, 26, 34, 37, 38 | N/C | Internally unconnected; externally grounded for RF shielding and thermal conduction per layout guidelines. |
| 3, 25, 27, 35, 36, 39 | Analog Power Supplies | VPPCP (charge pump), VCC2/VCC1 (VCO), VCCHF (RF buffer), VCCPS (prescaler), VCCPD (phase detector) - require separate 5V or 3.3V decoupling. |
| 4 | Charge Pump Output | Drives external loop filter; current range 0.02–2.54 mA with 20 µA step - sets PLL loop dynamics and stability. |
| 15 | Reference Input | XREFP accepts AC-coupled square/sine reference (1–3.3 Vpp, ≤350 MHz); 5 pF input capacitance requires matching network design. |
| 17 | Chip Enable | CEN high enables full operation; low places device in crystal-on power-down mode (5 mA) or crystal-off mode (10 µA). |
| 23 | VCO Tuning Voltage | VTUNE connects to loop filter output; voltage range determines VCO frequency within 125–350 MHz band. |
| 28–29 | Differential Clock Outputs | RF_N/RF_P deliver LVPECL-compatible swing (0.33–1.01 Vpp differential) with programmable gain and mute control via SPI. |
| 30–33 | SPI Interface | SEN/SDI/SCK/LD_SDO support 3-wire serial programming and lock detection - enables dynamic reconfiguration without reset. |
| 40 | Bias Reference | BIAS provides internal 1.920 V ±20 mV precision reference; must be measured with ≥10 GΩ meter - not for external loading. |
Key Features
| Feature | Design Value |
|---|---|
| Exact Frequency Mode | Delta-Sigma modulator enables <1 Hz frequency error across full 125–350 MHz range - eliminates need for external trimming or calibration. |
| Built-in Digital Self Test | On-chip diagnostics verify PLL lock, VCO tuning range, and register integrity - reduces production test time and field failure root-cause analysis. |
| Programmable Output Amplitude | 2-bit SPI-controlled gain (00–11) adjusts differential swing from 0.33 Vpp to 1.01 Vpp - matches input thresholds of diverse FPGA/ASIC clock receivers. |
| Low-FOM Phase Noise Architecture | -227 dBc/Hz FOM (fractional) and -230 dBc/Hz (integer) - delivers best-in-class spectral purity per milliwatt consumed. |
| Multi-Rail Power Isolation | Separate 5V (VCO/core) and 3.3V (digital/analog peripherals) supplies minimize supply-induced jitter coupling - critical for mixed-signal SoC timing. |
Applications
| 10G Ethernet Line Cards | OTN/SONET/SDH Timing |
|---|---|
Use Scenario: Generating reference clocks for 10G WAN PHY and OTU2 line interfaces on telecom line cards. IC Role / Device Role / Timing Role: Primary clock generator providing 155.52 MHz and 167.33 MHz outputs with GR-253-CORE compliant jitter. Use Value: Enables single-chip replacement of discrete crystal oscillators and jitter cleaners while meeting stringent ITU-T G.8251 mask requirements. |
Use Scenario: Recovering and regenerating synchronous Ethernet (SyncE) and SDH/SONET line timing in packet-optical transport systems. IC Role / Device Role / Timing Role: Jitter attenuator and frequency translator converting recovered 155.52 MHz line clock to clean 167.33 MHz OTU2 reference. Use Value: Achieves <75 fs RMS jitter after attenuation - improves BER margin by >3 dB over legacy solutions using separate PLL+VCO stages. |
| High-Speed Data Converter Clocking | FPGA/Processor High-Frequency Clocks |
Use Scenario: Supplying sampling clocks to 14-bit, 500 MSPS ADCs and DACs in radar and instrumentation systems. IC Role / Device Role / Timing Role: Ultra-low-phase-noise clock source minimizing aperture uncertainty and SNR degradation. Use Value: -165 dBc/Hz noise floor suppresses spurious tones in FFT spectra - extends effective resolution beyond 13.5 ENOB at full scale. |
Use Scenario: Delivering 312.5 MHz or 350 MHz core clocks to Xilinx Ultrascale+ FPGAs and ARM-based SoCs in AI edge accelerators. IC Role / Device Role / Timing Role: Integrated clock generator eliminating external VCO and loop filter components. Use Value: Reduces BOM count by 7 parts and PCB area by 28 mm² versus discrete PLL+VCO solution - accelerates time-to-market. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar clock generator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LMK04828BISQE/NOPB | Supports dual-loop architecture and JESD204B SYSREF; higher power (220 mA vs 180 mA); no integrated VCO - requires external VCO. | Better suited for multi-device deterministic latency synchronization in JESD204B systems; less compact for single-output jitter cleaning. | Select LMK04828BISQE/NOPB when SYSREF generation or cascaded jitter cleanup is required; HMC1032LP6GE preferred for space-constrained, single-VCO designs. |
| AD9523-1BCPZ | 14-output LVDS/CMOS clock distributor with integrated VCO; wider output range (10–1250 MHz); higher jitter (115 fs at 122.88 MHz) than HMC1032LP6GE. | Optimized for fan-out distribution across multiple ASICs/FPGAs; lacks Exact Frequency Mode and 24-bit resolution. | Choose AD9523-1BCPZ for multi-rail clock distribution; retain HMC1032LP6GE when ultra-low jitter (<75 fs) and precise frequency synthesis are primary requirements. |
Compared with LMK04828BISQE/NOPB and AD9523-1BCPZ, the HMC1032LP6GE delivers superior phase noise floor and finer frequency resolution in a smaller footprint, making it optimal for single-output, high-spectral-purity applications where board space and jitter budget are critical constraints.
Availability
HMC1032LP6GE is available at Aetrix Electronics and suitable for 10G Ethernet line cards, OTN/SONET timing modules, high-speed data converter clocking, and FPGA processor clocking requiring stable component supply and long-term lifecycle assurance.
Supply support for HMC1032LP6GE includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices acquired Hittite Microwave in 2014 and integrates its high-frequency RF and timing products into the broader Precision Clocks and RF portfolio.
The HMC1032LP6GE belongs to Hittite's integrated PLL+VCO clock generator family, designed specifically for telecom infrastructure, optical transport, and high-speed serial interface timing where ultra-low jitter and deterministic frequency synthesis are mandatory.
FAQ
What is the maximum phase detector frequency supported by the HMC1032LP6GE?
The HMC1032LP6GE supports a maximum phase detector frequency of 100 MHz in fractional mode B, 80 MHz in fractional mode A, and 125 MHz in integer mode. This capability allows wide loop bandwidths for fast lock time and effective jitter attenuation. The actual achievable PFD rate depends on N-divider settings - for example, in fractional mode, max PFD = fVCO/20 or 100 MHz, whichever is lower. This specification is confirmed in the Electrical Specifications table on page 3 of the HMC1032LP6GE datasheet.
Does the HMC1032LP6GE support exact frequency synthesis without fractional spurs?
Yes, the HMC1032LP6GE implements Hittite's Exact Frequency Mode using its Delta-Sigma modulator to achieve near-zero frequency error across its 125–350 MHz output range. This mode enables output frequencies with <1 Hz deviation from target values, eliminating the need for post-fabrication calibration. The 24-bit resolution yields ~3 Hz typical step size, and performance is validated in Figure 4 and Table 1 of the datasheet under fractional mode conditions.
What power supply configurations are required for proper operation of the HMC1032LP6GE?
The HMC1032LP6GE requires two distinct supply domains: +5V for VPPCP, VDDCP, VCC1, and VCC2 (VCO core/buffer); and +3.3V for AVDD, RVDD, DVDD3V, VCCHF, VCCPS, and VCCPD. Each supply must be independently decoupled with 100 nF ceramic + 10 µF tantalum capacitors placed within 2 mm of respective pins. The datasheet specifies absolute max ratings of -0.3V to +5.5V for 5V rails and -0.3V to +3.6V for 3.3V rails, with operating temperature range -40°C to +85°C.
How is the differential output amplitude controlled on the HMC1032LP6GE?
The HMC1032LP6GE provides 2-bit SPI-programmable output amplitude control via Gain Setting bits in Register 0x05. Four settings (00–11) adjust differential swing from 0.33 Vpp to 1.01 Vpp at 350 MHz, as measured into 100 Ω. This feature eliminates external resistive dividers and allows dynamic matching to downstream receiver thresholds. The output mute function is also SPI-controllable, enabling glitch-free clock gating during system reconfiguration.
Is there an evaluation platform available for the HMC1032LP6GE?
Yes, Hittite (now Analog Devices) offers the EKIT01-HMC1032LP6GE evaluation kit, which includes the HMC1032LP6GE Evaluation PCB, USB interface board, 6-foot USB cable, and CD-ROM with user manual, schematic, and PLL design software. The standalone evaluation PCB part number is EVAL01-HMC1032LP6GE. Both are orderable directly from Analog Devices' website or authorized distributors, and the schematic is accessible via www.analog.com search for HMC1032LP6GE.
HMC1032LP6GE Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 40-VFQFN Exposed Pad
- Packaging:
- Bulk
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Type:
- -
- PLL:
- Yes
- Input:
- Clock
- Output:
- Clock
- Number of Circuits:
- 1
- Ratio - Input:Output:
- 1:2
- Differential - Input:Output:
- No/Yes
- Frequency - Max:
- 350MHz
- Divider/Multiplier:
- Yes/No
- Voltage - Supply:
- 3V ~ 5.2V
- Operating Temperature:
- -40°C ~ 85°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 40-SMT (6x6)
HMC1032LP6GE FAQ
1.How can I place an order for HMC1032LP6GE through Aetrix?
Please submit a Request for Quotation (RFQ) for HMC1032LP6GE on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for HMC1032LP6GE reliable?
The price and inventory of HMC1032LP6GE are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for HMC1032LP6GE is usually 5 days.
3.What payment methods are accepted for HMC1032LP6GE?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for HMC1032LP6GE transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for HMC1032LP6GE?
HMC1032LP6GE orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your HMC1032LP6GE order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for HMC1032LP6GE?
For technical support, including HMC1032LP6GE datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your HMC1032LP6GE requirements.
6.How does Aetrix verify that HMC1032LP6GE is sourced from the original manufacturer or authorized distributors?
All HMC1032LP6GE products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that HMC1032LP6GE meets industry standards.
7.What is the process for return or replacement of HMC1032LP6GE?
All HMC1032LP6GE units undergo pre-shipment inspection (PSI). If there is an issue with HMC1032LP6GE, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The HMC1032LP6GE part is unused and in its original packaging.
Return procedure for HMC1032LP6GE:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
HMC1032LP6GE Tags
-
CD74HCT4046AM96
Texas Instruments

-
MC14046BDWR2G
onsemi

-
501MILFT
Renesas
-
CD74HC7046AM
Texas Instruments
-
CDCVF2505PWR
Texas Instruments

-
RC19004A100GNL#KB0
Renesas
-
SI5351A-B-GTR
Skyworks Solutions Inc.

-
CY2305SXI-1T
Infineon Technologies

-
570BILFT
Renesas

-
CDCE913PWR
Texas Instruments

-
CY2305SXI-1HT
Infineon Technologies

-
DS1086LU+T
Analog Devices Inc./Maxim Integrated
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

