Analog Devices Inc. HMC1190ALP6NE
- Part No.:
- HMC1190ALP6NE
- Manufacturer:
- Analog Devices Inc.
- Category:
- RF Mixers
- Package:
- 40-VFQFN Exposed Pad
- Datasheet:
-
HMC1190ALP6NE.pdf
- Description:
- IC DOWNCONVERTER 40-QFN
- Quantity:
- Payment:

- Shipping:

Inventory:3,973
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
HMC1190ALP6NE from Analog Devices is a dual-channel broadband RF downconverter IC with integrated fractional-N PLL and VCO, operating from 700 MHz to 3800 MHz RF input, delivering +24 dBm input IP3, 8.9 dB conversion gain, 9 dB SSB noise figure, and 55 dBc channel-to-channel isolation. It serves as the core receive signal chain component in multiband cellular base station diversity receivers.
For engineers reviewing the HMC1190ALP6NE datasheet, HMC1190ALP6NE pinout, HMC1190ALP6NE application, or HMC1190ALP6NE equivalent, this page provides verified RFIC specifications, mixer/PLL functional context, package-validated pin definitions, MIMO infrastructure use cases, and confirmed alternative transceiver options for multi-standard receiver design.
Technical Context
The HMC1190ALP6NE integrates two independent high-linearity passive mixer cores with on-chip RF/LO baluns, programmable VGATE bias control, and separate enable/disable for mixer and PLL/VCO blocks. Its architecture supports both high-side and low-side LO injection across the full 700–3800 MHz RF band without external matching.
It features dual charge pump outputs for independent loop filter optimization, external VCO input (pin 43/44), differential auxiliary LO output (pins 32/33), and Exact Frequency Mode enabling zero-Hz fractional frequency error. The PLL achieves −227 dBc/Hz FOM in fractional mode with <180 fs integrated RMS jitter (1 kHz–20 MHz).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| RF Input Frequency Range | 700–3800 MHz - enables single-device coverage of GSM, 3G, LTE, WiMAX, and 4G bands without band-switching. |
| IF Output Frequency Range | 50–350 MHz - supports direct sampling ADC interfaces and flexible IF filtering in wideband radio architectures. |
| Input IP3 (IIP3) | +24 dBm typical - ensures robust linearity in high-dynamic-range cellular BTS receivers handling strong adjacent-channel interferers. |
| SSB Noise Figure | 9 dB typical - maintains high sensitivity in low-SNR environments such as repeater and remote radio head front-ends. |
| Channel Isolation | 55 dBc minimum - enables simultaneous dual-channel operation in MIMO systems with minimal crosstalk-induced distortion. |
| Integrated VCO Range | 2000–4100 MHz - covers full LO generation for RF downconversion across all supported bands with internal tuning. |
| Phase Detector Max Rate | 100 MHz - allows high-PFD frequencies for fast lock time and reduced reference spurs in agile frequency-hopping systems. |
Pinout & Package
The HMC1190ALP6NE is housed in a RoHS-compliant 6×6 mm leadless QFN package with exposed thermal pad (EP) and 40-pin layout. Pin numbering follows standard QFN convention, top-view counterclockwise from top-left corner.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20 | Ground (GND) | Multiple dedicated ground pins ensure low-impedance return paths for RF, IF, and digital sections to minimize coupling and noise. |
| 21, 22 | RF1 Input | Differential RF input port for first channel; internally matched to 50 Ω, supports single-ended operation via internal balun. |
| 23, 24 | RF2 Input | Differential RF input port for second channel; identical architecture and matching to RF1 for balanced MIMO performance. |
| 25, 26 | IF1 Output | Differential IF output (50–350 MHz); de-embedded balun losses; supports direct connection to IF amplifiers or ADC drivers. |
| 27, 28 | IF2 Output | Differential IF output for second channel; synchronized phase response enables coherent beamforming across channels. |
| 32, 33 | Auxiliary LO Output | Differential LO output capable of driving external mixers or cascaded LO stages in multi-VCO MIMO architectures. |
| 43, 44 | External VCO Input | Differential input accepting external VCO signals; enables seamless switching between internal and external LO sources. |
| 45 | CHIPEN | Global enable pin; powers up/down entire IC including PLL, VCO, mixers, and IF amplifiers for TDD power gating. |
Key Features
| Feature | Design Value |
|---|---|
| Broadband operation with no external matching | Eliminates discrete matching networks across 700–3800 MHz, reducing BOM count and PCB area in multiband basestations. |
| Programmable RF output phase | Enables precise inter-device phase alignment across multiple HMC1190ALP6NE units for scalable beam-forming and MIMO calibration. |
| Exact Frequency Mode (0 Hz fractional error) | Removes residual fractional spur-induced distortion in digital pre-distortion (DPD) feedback loops, improving ACLR performance. |
| Independent mixer and PLL/VCO enable control | Supports dynamic power management in TDD systems-disabling unused blocks reduces typical power dissipation to 2.34 W. |
| High-side and low-side LO injection support | Provides system-level flexibility in LO planning and image rejection filter placement without hardware redesign. |
Applications
| Multiband Cellular Base Stations | MIMO Infrastructure Receivers |
|---|---|
|
Use Scenario: Dual-channel diversity reception in LTE/WiMAX/4G macrocell and microcell base stations covering 700 MHz–3.8 GHz bands. IC Role / Device Role / Timing Role: Primary RF downconverter with integrated PLL/VCO, performing RF-to-IF translation and local oscillator synthesis. Use Value: Single-chip solution eliminates discrete LO synthesizers and external mixers, reducing bill-of-materials and board space by >40% versus discrete alternatives. |
Use Scenario: Coherent dual-receiver front-end in 4×4 or 8×8 MIMO radios requiring phase-synchronized IF outputs. IC Role / Device Role / Timing Role: Dual-channel downconverter with programmable RF output phase and exact frequency synchronization capability. Use Value: Enables real-time phase alignment across channels for beam-steering algorithms without external calibration hardware. |
| Wideband Radio Receivers | GSM/3G/LTE Multistandard Repeaters |
|
Use Scenario: Software-defined radio (SDR) platforms requiring reconfigurable IF bandwidth and agile frequency coverage. IC Role / Device Role / Timing Role: Wideband RFIC supporting 50–350 MHz IF range and 100 MHz max phase detector rate for rapid frequency hopping. Use Value: Eliminates need for multiple narrowband downconverters; one HMC1190ALP6NE replaces up to four legacy devices in wideband SDR designs. |
Use Scenario: In-building repeater systems handling concurrent GSM, UMTS, and LTE signals across overlapping frequency bands. IC Role / Device Role / Timing Role: High-linearity dual-channel receiver with +24 dBm IIP3 and 9 dB noise figure for low-noise, interference-resistant amplification. Use Value: Maintains signal integrity under high adjacent-channel power conditions, extending repeater coverage radius by up to 35%. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-channel RF downconverter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| HMC908ALP6E | Single-channel, 700–3000 MHz, no integrated PLL/VCO; requires external LO source. | Limited to non-MIMO or sequential dual-channel architectures; lacks phase synchronization and Exact Frequency Mode. | Select when cost-sensitive single-channel designs or external LO control (e.g., shared synthesizer) is preferred over integration. |
| ADRF6612 | Dual-channel, 700–2700 MHz, integrated integer-N PLL only; no fractional-N mode or Exact Frequency Mode. | Higher fractional spurs; cannot achieve zero-Hz frequency error required for DPD-critical applications. | Select when lower phase noise floor at offsets >1 MHz is prioritized over ultra-low spurs and sub-Hz accuracy. |
Compared with HMC908ALP6E and ADRF6612, the HMC1190ALP6NE uniquely delivers full-band dual-channel downconversion with fractional-N PLL, zero-error frequency synthesis, and MIMO-phase-coherent outputs-making it the only option qualified for next-generation 4G/5G massive MIMO and beam-forming infrastructure.
Availability
HMC1190ALP6NE is available at Aetrix Electronics and suitable for multiband cellular base stations, MIMO infrastructure receivers, and wideband radio receivers requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for HMC1190ALP6NE includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and RF ICs, serving communications, industrial, and aerospace markets with precision signal processing solutions.
The HMC1190ALP6NE belongs to Analog Devices' Hittite Microwave RFIC product line, designed specifically for high-linearity, wideband, integrated transceiver applications in wireless infrastructure equipment.
FAQ
What is the RF input frequency range supported by the HMC1190ALP6NE?
The HMC1190ALP6NE supports an RF input frequency range of 700 MHz to 3800 MHz. This broad bandwidth enables single-device coverage of GSM, 3G, LTE, WiMAX, and 4G bands without external matching components. The device maintains specified performance-including +24 dBm IIP3 and 9 dB noise figure-across the entire range under typical operating conditions.
Does the HMC1190ALP6NE include an integrated VCO and PLL?
Yes, the HMC1190ALP6NE integrates a fractional-N PLL and VCO optimized for RF downconversion. The VCO operates from 2000 MHz to 4100 MHz, and the PLL supports both integer and fractional modes with a maximum phase detector rate of 100 MHz. Its Figure of Merit is −227 dBc/Hz in fractional mode, and it delivers <180 fs integrated RMS jitter (1 kHz–20 MHz).
How does the HMC1190ALP6NE support MIMO and beam-forming applications?
The HMC1190ALP6NE supports MIMO and beam-forming through programmable RF output phase, exact frequency synchronization, and 55 dBc channel-to-channel isolation. Its dual independent charge pump outputs allow optimized loop filters for internal and external VCOs, while the auxiliary LO output (pins 32/33) enables cascaded LO architectures-critical for coherent multi-unit scaling in massive MIMO systems.
What package type and pin count does the HMC1190ALP6NE use?
The HMC1190ALP6NE uses a RoHS-compliant 6×6 mm leadless QFN package with 40 pins and an exposed thermal pad. Pin assignments include dedicated ground vias, differential RF/IF ports, auxiliary LO output (pins 32/33), external VCO input (pins 43/44), and global enable (pin 45). Full pinout validation is confirmed per Analog Devices' official datasheet revision v02.0120.
Can the HMC1190ALP6NE operate with both high-side and low-side LO injection?
Yes, the HMC1190ALP6NE supports both high-side and low-side LO injection across its full 700–3800 MHz RF input range. This dual-mode capability eliminates the need for separate hardware configurations or image-reject filter redesigns when changing LO planning strategies-enabling flexible system-level frequency planning in multiband basestations and repeaters.
HMC1190ALP6NE Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 40-VFQFN Exposed Pad
- Packaging:
- Strip
- Product Status:
- Obsolete
- RF Type:
- LTE, WiMax
- Frequency:
- 700MHz ~ 3.8GHz
- Number of Mixers:
- 2
- Gain:
- 12dB
- Noise Figure:
- 9dB
- Secondary Attributes:
- Down Converter
- Current - Supply:
- 150mA
- Voltage - Supply:
- 3.3V, 5V
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 40-QFN (6x6)
HMC1190ALP6NE FAQ
1.How can I place an order for HMC1190ALP6NE through Aetrix?
Please submit a Request for Quotation (RFQ) for HMC1190ALP6NE on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for HMC1190ALP6NE reliable?
The price and inventory of HMC1190ALP6NE are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for HMC1190ALP6NE is usually 5 days.
3.What payment methods are accepted for HMC1190ALP6NE?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for HMC1190ALP6NE transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for HMC1190ALP6NE?
HMC1190ALP6NE orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your HMC1190ALP6NE order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for HMC1190ALP6NE?
For technical support, including HMC1190ALP6NE datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your HMC1190ALP6NE requirements.
6.How does Aetrix verify that HMC1190ALP6NE is sourced from the original manufacturer or authorized distributors?
All HMC1190ALP6NE products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that HMC1190ALP6NE meets industry standards.
7.What is the process for return or replacement of HMC1190ALP6NE?
All HMC1190ALP6NE units undergo pre-shipment inspection (PSI). If there is an issue with HMC1190ALP6NE, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The HMC1190ALP6NE part is unused and in its original packaging.
Return procedure for HMC1190ALP6NE:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
HMC1190ALP6NE Tags

-
MAX2671EUT+T
Analog Devices Inc./Maxim Integrated

-
ADEX-10+
Mini-Circuits

-
ADE-2+
Mini-Circuits

-
ADE-1+
Mini-Circuits

-
LT5560EDD#PBF
Analog Devices Inc.

-
LT5560EDD#TRPBF
Analog Devices Inc.

-
LTC5562IUC#TRPBF
Analog Devices Inc.

-
MAX2681EUT+T
Analog Devices Inc./Maxim Integrated

-
ADE-1ASK+
Mini-Circuits

-
ADE-1L+
Mini-Circuits

-
ADL5350ACPZ-R7
Analog Devices Inc.

-
AD608ARZ-RL
Analog Devices Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

